欢迎访问ic37.com |
会员登录 免费注册
发布采购

DM385 参数 Datasheet PDF下载

DM385图片预览
型号: DM385
PDF下载: 下载PDF文件 查看货源
内容描述: DM385和DM388 DaVincia ? ¢数字媒体处理器 [DM385 and DM388 DaVinci™ Digital Media Processor]
分类和应用:
文件页数/大小: 280 页 / 2479 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号DM385的Datasheet PDF文件第153页浏览型号DM385的Datasheet PDF文件第154页浏览型号DM385的Datasheet PDF文件第155页浏览型号DM385的Datasheet PDF文件第156页浏览型号DM385的Datasheet PDF文件第158页浏览型号DM385的Datasheet PDF文件第159页浏览型号DM385的Datasheet PDF文件第160页浏览型号DM385的Datasheet PDF文件第161页  
DM385, DM388  
www.ti.com  
SPRS821D MARCH 2013REVISED DECEMBER 2013  
Table 7-24. Maximum SYSCLK Clock Frequencies (continued)  
MAX CLOCK FREQUENCY  
OPP100 (MHz)  
SYSCLK  
SYSCLK18  
SYSCLK19  
SYSCLK20  
SYSCLK21  
SYSCLK22  
SYSCLK23  
0.032768  
192  
192  
192  
RSV  
RSV  
7.4.8 Module Clocks  
Device Modules either receive their clock directly from an external clock input, directly from a PLL, or from  
a PRCM SYSCLK output. Table 7-25 lists the clock source options for each Module on this device, along  
with the maximum frequency that Module can accept. To ensure proper Module functionality, the device  
PLLs and dividers must be programmed not to exceed the maximum frequencies listed in this table.  
Table 7-25. Maximum Module Clock Frequencies  
MAX FREQUENCY  
OPP100 (MHz)  
MODULE  
CLOCK SOURCE(S)  
PLL_ARM  
SYSCLK18  
Cortex-A8  
600  
DDR0  
DMM  
PLL_DDR  
PLL_DDR/2  
SYSCLK4  
400  
200  
220  
EDMA  
SERDES  
PLL_VIDEO0  
EMAC Switch (GMII)  
EMAC Switch (RGMII)  
Fixed 125  
Fixed 250  
PLL_VIDEO0  
SERDES  
SERDES  
PLL_VIDEO0  
EMAC Switch (RMII and MII)  
Fixed 50  
EMAC_RMREFCLK Pin  
Face Detect  
GPIO  
SYSCLK4  
SYSCLK6  
220  
110  
GPIO Debounce  
GPMC  
SYSCLK18  
SYSCLK6  
Fixed 0.032768  
110  
HDMI  
PLL_VIDEO2  
SYSCLK10  
186  
HDMI CEC  
Fixed 48  
SYSCLK20  
SYSCLK21  
AUD_CLK0/1/2  
AUX Clock  
HDMI I2S  
50  
HDVICP2  
HDVPSS  
SYSCLK3  
266  
200  
PLL_HDVPSS  
PLL_VIDEO2  
HDMI PHY  
HDVPSS VOUT1  
186  
PLL_VIDEO1  
PLL_VIDEO2  
HDVPSS VOUT0  
165  
HDVPSS SD VENC  
PLL_VIDEO0  
Fixed 54  
PLL_VIDEO0  
PLL_VIDEO1  
HDMI  
HDVPSS HD VENC  
Fixed 148.5  
I2C0/1/2/3  
ISS  
SYSCLK10  
PLL_ MEDIACTL  
SYSCLK4  
48  
400  
220  
L3 Fast  
Copyright © 2013, Texas Instruments Incorporated  
Power, Reset, Clocking, and Interrupts  
157  
Submit Documentation Feedback  
Product Folder Links: DM385 DM388  
 
 复制成功!