欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS131M04QPWRQ1 参数 Datasheet PDF下载

ADS131M04QPWRQ1图片预览
型号: ADS131M04QPWRQ1
PDF下载: 下载PDF文件 查看货源
内容描述: [汽车类四通道、24 位、64kSPS、同步采样 Δ-Σ ADC | PW | 20 | -40 to 125]
分类和应用:
文件页数/大小: 94 页 / 2718 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号ADS131M04QPWRQ1的Datasheet PDF文件第39页浏览型号ADS131M04QPWRQ1的Datasheet PDF文件第40页浏览型号ADS131M04QPWRQ1的Datasheet PDF文件第41页浏览型号ADS131M04QPWRQ1的Datasheet PDF文件第42页浏览型号ADS131M04QPWRQ1的Datasheet PDF文件第44页浏览型号ADS131M04QPWRQ1的Datasheet PDF文件第45页浏览型号ADS131M04QPWRQ1的Datasheet PDF文件第46页浏览型号ADS131M04QPWRQ1的Datasheet PDF文件第47页  
ADS131M04-Q1  
ZHCSOL7A MARCH 2022 REVISED AUGUST 2022  
www.ti.com.cn  
8.5.1.10.7.1 Reading a Single Register  
Read a single register from the device by specifying nnn nnnn as zero in the RREG command word. As with all  
SPI commands on the ADS131M04-Q1, the response occurs on the output in the frame following the command.  
Instead of a unique acknowledgment word, the response word is the contents of the register whose address is  
specified in the command word. 8-23 shows an example of reading a single register.  
DRDY  
CS  
SCLK  
DIN  
RREG  
CRC  
Command  
CRC  
Register  
Data  
DOUT  
Hi-Z  
Response  
Channel 0 Data Channel 1 Data Channel 2 Data Channel 3 Data  
CRC  
Hi-Z  
Channel 0 Data  
8-23. Reading a Single Register  
8.5.1.10.7.2 Reading Multiple Registers  
Multiple registers are read from the device when nnn nnnn is specified as a number greater than zero in the  
RREG command word. Like all SPI commands on the ADS131M04-Q1, the response occurs on the output in the  
frame following the command. Instead of a single acknowledgment word, the response spans multiple words in  
order to shift out all requested registers. Continue toggling SCLK to accommodate outputting the entire data  
stream. ADC conversion data are not output in the frame following an RREG command to read multiple  
registers. 8-24 shows an example of reading multiple registers.  
CS  
SCLK  
DIN  
RREG  
CRC  
Command  
CRC  
RREG  
ack  
1
st register‘s  
data  
2
nd register‘s  
data  
N-1th register‘s  
data  
N
th register‘s  
data  
DOUT  
Hi-Z  
Response  
Channel 0 Data Channel 1 Data Channel 2 Data Channel 3 Data  
CRC  
Hi-Z  
CRC  
Hi-Z  
8-24. Reading Multiple Registers  
Copyright © 2022 Texas Instruments Incorporated  
Submit Document Feedback  
43  
Product Folder Links: ADS131M04-Q1  
 
 
 复制成功!