欢迎访问ic37.com |
会员登录 免费注册
发布采购

78Q8430-100IGT/F 参数 Datasheet PDF下载

78Q8430-100IGT/F图片预览
型号: 78Q8430-100IGT/F
PDF下载: 下载PDF文件 查看货源
内容描述: 10/100以太网MAC和PHY [10/100 Ethernet MAC and PHY]
分类和应用: 电信集成电路编码器以太网局域网(LAN)标准
文件页数/大小: 88 页 / 1209 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号78Q8430-100IGT/F的Datasheet PDF文件第72页浏览型号78Q8430-100IGT/F的Datasheet PDF文件第73页浏览型号78Q8430-100IGT/F的Datasheet PDF文件第74页浏览型号78Q8430-100IGT/F的Datasheet PDF文件第75页浏览型号78Q8430-100IGT/F的Datasheet PDF文件第77页浏览型号78Q8430-100IGT/F的Datasheet PDF文件第78页浏览型号78Q8430-100IGT/F的Datasheet PDF文件第79页浏览型号78Q8430-100IGT/F的Datasheet PDF文件第80页  
78Q8430 Data Sheet  
DS_8430_001  
7.7.3 PHY Status Register – MR1  
MR1 bits 15 through 11 reflect the ability of the 78Q8430 PHY. They do not reflect any ability changes  
made via the MII Management interface to MR0 bits 13 (SPEEDSL), 12 (ANEGEN) and 8 (DUPLEX).  
Bits  
Symbol  
Type Default Description  
15  
100T4  
R
R
R
R
R
R
R
R
0
1
1
1
1
0
0
0
100BASE-T4 Ability  
Reads 0 to indicate the 78Q8430 PHY does not support  
100BASE-T4 mode.  
14  
13  
12  
11  
10  
9
100X_F  
100X_H  
10T_F  
100BASE-TX Full Duplex Ability  
0 = Not able  
1 = Able (default)  
100BASE-TX Half Duplex Ability  
0 = Not able  
1 = Able (default)  
10BASE-T Full Duplex Ability  
0 = Not able  
1 = Able (default)  
10T_H  
10BASE-T Half Duplex Ability  
0 = Not able  
1 = Able (default)  
100T2_F  
100T2_H  
EXTS  
100BASE-T2 Full Duplex Ability  
Reads 0 to indicate the 78Q8430 PHY does not support  
100BASE-T2 full duplex mode.  
100BASE-T2 Half Duplex Ability  
Reads 0 to indicate the 78Q8430 PHY does not support  
100BASE-T2 half duplex mode.  
8
Extended Status Information Availability  
Reads 0 to indicate the 78Q8430 PHY does not support  
Extended Status information in MR15.  
7
6
RSVD  
MFPS  
R
R
0
0
Reserved  
Management Frame Preamble Suppression Support  
A 0 indicates that the 78Q8430 PHY can read management  
frames with a preamble.  
5
4
ANEGC  
RFAULT  
R
0
0
Auto-negotiation Complete  
Logic one indicates that the auto-negotiation process has  
been completed and that the contents of registers MR4, 5, 6  
are valid.  
RC/LH  
Remote Fault  
A logic one indicates that a remote fault condition has been  
detected and when so, it remains set until it is cleared. This  
bit can only be cleared by reading this register (MR1) via the  
management interface.  
3
2
ANEGA  
LINK  
R
(1)  
0
Auto-negotiation Ability  
When set, this bit indicates the device’s ability to perform  
Auto-Negotiation. The value of this bit is determined by the  
ANEGEN bit (MR0.12).  
RC/LL  
Link Status  
A logic one indicates that a valid link has been established. If  
the link status should transition from an OK status to a NOT-  
OK status, this bit will become cleared and remains cleared  
until it is read.  
76  
Rev. 1.2  
 
 复制成功!