欢迎访问ic37.com |
会员登录 免费注册
发布采购

UPSD3412C-24U6T 参数 Datasheet PDF下载

UPSD3412C-24U6T图片预览
型号: UPSD3412C-24U6T
PDF下载: 下载PDF文件 查看货源
内容描述: 闪存可编程系统设备与8032单片机内核和16Kbit的SRAM [Flash Programmable System Devices with 8032 Microcontroller Core and 16Kbit SRAM]
分类和应用: 闪存静态存储器微控制器
文件页数/大小: 152 页 / 1492 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号UPSD3412C-24U6T的Datasheet PDF文件第86页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第87页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第88页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第89页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第91页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第92页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第93页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第94页  
UPSD3212C, UPSD3212CV  
Data Toggle. Checking the Toggle Flag Bit  
(DQ6) is a method of determining whether a Pro-  
gram or Erase cycle is in progress or has complet-  
ed. Figure 43 shows the Data Toggle algorithm.  
indicates no error. The MCU can read any location  
within the sector being erased to get the Toggle  
Flag Bit (DQ6) and the Error Flag Bit (DQ5).  
PSDsoft Express generates ANSI C code func-  
tions which implement these Data Toggling algo-  
rithms.  
When the MCU issues a Program instruction, the  
embedded algorithm begins. The MCU then reads  
the location of the byte to be programmed in Flash  
memory to check status. The Toggle Flag Bit  
(DQ6) of this location toggles each time the MCU  
reads this location until the embedded algorithm is  
complete. The MCU continues to read this loca-  
tion, checking the Toggle Flag Bit (DQ6) and mon-  
itoring the Error Flag Bit (DQ5). When the Toggle  
Flag Bit (DQ6) stops toggling (two consecutive  
reads yield the same value), and the Error Flag Bit  
(DQ5) remains '0,' the embedded algorithm is  
complete. If the Error Flag Bit (DQ5) is '1,' the  
MCU should test the Toggle Flag Bit (DQ6) again,  
since the Toggle Flag Bit (DQ6) may have  
changed simultaneously with the Error Flag Bit  
(DQ5) (see Figure 43).  
Figure 43. Data Toggle Flowchart  
START  
READ  
DQ5 & DQ6  
DQ6  
NO  
=
TOGGLE  
YES  
The Error Flag Bit(DQ5) is set if either an internal  
time-out occurred while the embedded algorithm  
attempted to program the byte, or if the MCU at-  
tempted to program a '1' to a bit that was not  
erased (not erased is logic '0').  
NO  
DQ5  
= 1  
YES  
READ DQ6  
It is suggested (as with all Flash memories) to read  
the location again after the embedded program-  
ming algorithm has completed, to compare the  
byte that was written to Flash memory with the  
byte that was intended to be written.  
When using the Data Toggle method after an  
Erase cycle, Figure 43 still applies. the Toggle  
Flag Bit (DQ6) toggles until the Erase cycle is  
complete. A '1' on the Error Flag Bit (DQ5) indi-  
cates a time-out condition on the Erase cycle; a '0'  
DQ6  
=
NO  
TOGGLE  
YES  
FAIL  
PASS  
AI01370B  
90/152  
 复制成功!