欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28346ZC-2 参数 Datasheet PDF下载

CY28346ZC-2图片预览
型号: CY28346ZC-2
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟合成器,差分CPU输出 [Clock Synthesizer with Differential CPU Outputs]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 19 页 / 169 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28346ZC-2的Datasheet PDF文件第5页浏览型号CY28346ZC-2的Datasheet PDF文件第6页浏览型号CY28346ZC-2的Datasheet PDF文件第7页浏览型号CY28346ZC-2的Datasheet PDF文件第8页浏览型号CY28346ZC-2的Datasheet PDF文件第10页浏览型号CY28346ZC-2的Datasheet PDF文件第11页浏览型号CY28346ZC-2的Datasheet PDF文件第12页浏览型号CY28346ZC-2的Datasheet PDF文件第13页  
CY28346-2  
CPU_STP# Clarification  
(Mult 0 ‘select’) x (Iref), and the CPUC signal will not be driven.  
Due to external pull-down circuitry CPUC will be LOW during  
this stopped state.  
The CPU_STP# signal is an active LOW input used for  
synchronous stopping and starting the CPU output clocks  
while the rest of the clock generator continues to function.  
CPU_STP# Deassertion  
CPU_STP# Assertion  
The deassertion of the CPU_STP# signal will cause all  
CPUT/C outputs that were stopped to resume normal  
operation in a synchronous manner. Synchronous manner  
meaning that no short or stretched clock pulses will be  
produces when the clock resumes. The maximum latency  
from the deassertion to active outputs is no more than two  
CPUC clock cycles.  
When CPU_STP# pin is asserted, all CPUT/C outputs that are  
set with the SMBus configuration to be stoppable via assertion  
of CPU_STP# will be stopped after being sampled by two  
falling CPUT/C clock edges. The final state of the stopped  
CPU signals is CPUT = HIGH and CPU0C = LOW. There is no  
change to the output drive current values during the stopped  
state. The CPUT is driven HIGH with a current value equal to  
CPU_STP#  
CPUT  
CPUC  
CPUT  
CPUC  
Figure 4. CPU_STP# Assertion Waveforms  
CPU_STP#  
CPUT  
CPUC  
CPUT  
CPUC  
Figure 5. CPU_STP# Deassertion Waveforms  
Rev 1.0,November 20, 2006  
Page 9 of 19