欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37CXFR 参数 Datasheet PDF下载

FDC37CXFR图片预览
型号: FDC37CXFR
PDF下载: 下载PDF文件 查看货源
内容描述: 即插即用兼容超I / O控制器,提供快速IR [Plug and Play Compatible Ultra I/O Controller with Fast IR]
分类和应用: 控制器
文件页数/大小: 258 页 / 898 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37CXFR的Datasheet PDF文件第157页浏览型号FDC37CXFR的Datasheet PDF文件第158页浏览型号FDC37CXFR的Datasheet PDF文件第159页浏览型号FDC37CXFR的Datasheet PDF文件第160页浏览型号FDC37CXFR的Datasheet PDF文件第162页浏览型号FDC37CXFR的Datasheet PDF文件第163页浏览型号FDC37CXFR的Datasheet PDF文件第164页浏览型号FDC37CXFR的Datasheet PDF文件第165页  
up events. Note: The status bit gets set if the  
wakeup event occurs, whether or not it is  
enabled as a wakeup function by setting the  
corresponding bit in Soft Power Enable Register  
1. However, only the enabled wakeup functions  
will turn on power to the system.  
REGISTERS  
The following registers can be accessed when in  
configuration mode at Logical Device 8,  
Registers B0-B3, B8 and F4, and when not in  
configuration they can be accessed through the  
Index and Data Register.  
Soft Power Status Register 2  
(Configuration Register B3, Logical Device 8)  
This register contains additional status for the  
wake-up events. Note: The status bit gets set if  
the wakeup event occurs, whether or not it is  
enabled as a wakeup function by setting the  
corresponding bit in Soft Power Enable Register  
2. However, only the enabled wakeup functions  
will turn on power to the system.  
Soft Power Enable Registers  
Soft Power Enable Register 1  
(Configuration Register B0, Logical Device 8)  
This register contains the enable bits for the  
wake-up function of the nPowerOn bit. When  
enabled, these bits allow their corresponding  
function to turn on power to the system.  
Soft Power Control Registers  
Soft Power Enable Register 2  
(Configuration Register B1, Logical Device 8)  
This register contains additional enable bits for  
the wake-up function of the nPowerOn bit.  
When enabled, these bits allow their  
corresponding function to turn on power to the  
system. It also contains OFF_EN: After power  
up, this bit defaults to 1, i.e., enabled. This bit  
allows the software to enable or disable the  
button control of power off.  
WDT_CTRL  
(Configuration Register F4, Logical Device 8)  
This register is used for Soft Power  
Management and Watchdog Timer control.  
Bits[7:5] are for soft power management:  
SPOFF, Restart_Cnt, Stop_Cnt.  
Delay 2 Time Set Register  
(Configuration Register B8, Logical Device 8)  
This register is used to set Delay 2 to value from  
500msec to 32sec. The default value is  
500msec.  
Soft Power Status Registers  
Soft Power Status Register 1  
(Configuration Register B2, Logical Device 8)  
This register contains the status for the wake-  
161  
 复制成功!