欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3C4510B 参数 Datasheet PDF下载

S3C4510B图片预览
型号: S3C4510B
PDF下载: 下载PDF文件 查看货源
内容描述: 三星S3C4510B的16位/ 32位RISC微控制器是一款高性价比,高性能的基于以太网的系统微控制器解决方案。 [Samsungs S3C4510B 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller solution for Ethernet-based systems.]
分类和应用: 微控制器以太网
文件页数/大小: 422 页 / 2160 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号S3C4510B的Datasheet PDF文件第249页浏览型号S3C4510B的Datasheet PDF文件第250页浏览型号S3C4510B的Datasheet PDF文件第251页浏览型号S3C4510B的Datasheet PDF文件第252页浏览型号S3C4510B的Datasheet PDF文件第254页浏览型号S3C4510B的Datasheet PDF文件第255页浏览型号S3C4510B的Datasheet PDF文件第256页浏览型号S3C4510B的Datasheet PDF文件第257页  
S3C4510B  
ETHERNET CONTROLLER  
Table 7-14. BDMA Status Register Description  
Bit Name Description  
Bit Number  
[0]  
BDMA Rx done every  
received frame (BRxRDF)  
This bit is set each time the BDMA receiver moves one  
received data frame to memory. This bit must be cleared for  
the receiving next frame interrupt generation.  
[1]  
BDMA Rx null list (BRxNL)  
If this bit is set, the BDMARXPTR has a null address. Even if  
BDMA Rx is disabled, data is transferred from the MAC Rx  
FIFO to the BDMA Rx buffer until the BDMA Rx buffer  
overflows.  
[2]  
[3]  
[4]  
[5]  
BDMA Rx not owner (BRxNO) If this bit is set, BDMA is not the owner of the current data  
frame. The BRxSTSKO bit is set and BDMA Rx is stopped.  
BDMA Rx maximum size over If this bit is set, the received frame size is larger than the value  
(BRxMSO)  
in the Rx frame maximum size register, BDMARXLSZ.  
BDMA Rx buffer empty  
(BRxEmpty)  
If this bit is set, the BDMA Rx buffer is empty.  
Early notification (BRxSEarly) This bit is set when the BDMA receiver has received the  
length/Ether-type field of the current frame.  
[6]  
[7]  
Reserved  
Not applicable.  
One more frame data in  
BDMA receive buffer  
(BRxFRF)  
This bit is set whenever an additional data frame is received in  
the BDMA receive buffer.  
[15:8]  
[16]  
Number of frames in BDMA  
receive buffer (BRxNFR)  
This value indicates the total number of data frames currently  
in the BDMA receive buffer.  
BDMA Tx complete to send  
control packet (BTxCCP)  
Bit [16] is set each time the MAC sends a complete control  
packet.  
[17]  
BDMA Tx null list (BTxNL)  
If this bit is set, the BDMATXPTR value is a null address. In  
this case, BDMA Tx is disabled but data continues to be  
transferred from the BDMA Tx buffer to the MAC Tx FIFO until  
the BDMA Tx buffer underflows. This bit is read only.  
If you set BDMA Tx reset bit by software, this bit is cleared  
automatically. To resume data transfer, you must then set the  
new frame descriptor pointer and enable BDMA Tx.  
[18]  
BDMA Tx not owner (BTxNO) If [18] is set, BDMA is not owner of the current frame. In this  
case, the BSTSKO bit is set and BDMA Tx is stopped.  
[19]  
[20]  
Reserved  
Not applicable.  
BDMA Tx buffer empty  
(BTxEmpty)  
If this bit is set, the BDMA Tx buffer is empty.  
[31:21]  
Reserved  
Not applicable.  
7-31  
 复制成功!