欢迎访问ic37.com |
会员登录 免费注册
发布采购

K7I163682B-FC30 参数 Datasheet PDF下载

K7I163682B-FC30图片预览
型号: K7I163682B-FC30
PDF下载: 下载PDF文件 查看货源
内容描述: 512Kx36位, 1Mx18位CIO DDRII SRAM B2 [512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM]
分类和应用: 存储内存集成电路静态存储器双倍数据速率时钟
文件页数/大小: 17 页 / 379 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号K7I163682B-FC30的Datasheet PDF文件第3页浏览型号K7I163682B-FC30的Datasheet PDF文件第4页浏览型号K7I163682B-FC30的Datasheet PDF文件第5页浏览型号K7I163682B-FC30的Datasheet PDF文件第6页浏览型号K7I163682B-FC30的Datasheet PDF文件第8页浏览型号K7I163682B-FC30的Datasheet PDF文件第9页浏览型号K7I163682B-FC30的Datasheet PDF文件第10页浏览型号K7I163682B-FC30的Datasheet PDF文件第11页  
K7I163682B  
K7I161882B  
512Kx36 & 1Mx18 DDRII CIO b2 SRAM  
LINEAR BURST SEQUENCE TABLE  
Case 1  
SA0  
Case 2  
SA0  
BURST SEQUENCE  
First Address  
Second Address  
0
1
1
0
STATE DIAGRAM  
POWER-UP  
LOAD  
NOP  
LOAD  
LOAD NEW ADDRESS  
LOAD  
LOAD  
READ  
LOAD  
WRITE  
LOAD  
DDR READ  
DDR WRITE  
Notes: 1. Internal burst counter is fixed as 2-bit linear, i.e. when first address is A0+0, next internal burst address is A0+1.  
2. "LOAD" refers to read new address active status with LD=Low, "LOAD" refers to read new address inactive status with LD=High.  
3. "READ" refers to read active read status with R/W=High, "WRITE" refers to write active status with R/W=Low  
July. 2004  
Rev 3.1  
- 7 -  
 复制成功!