欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第695页浏览型号HD6417750SBP200的Datasheet PDF文件第696页浏览型号HD6417750SBP200的Datasheet PDF文件第697页浏览型号HD6417750SBP200的Datasheet PDF文件第698页浏览型号HD6417750SBP200的Datasheet PDF文件第700页浏览型号HD6417750SBP200的Datasheet PDF文件第701页浏览型号HD6417750SBP200的Datasheet PDF文件第702页浏览型号HD6417750SBP200的Datasheet PDF文件第703页  
Serial Data Reception (Synchronous Mode): Figure 15.21 shows a sample flowchart for serial  
reception.  
Use the following procedure for serial data reception after enabling the SCI for reception.  
When changing the operating mode from asynchronous to synchronous, be sure to check that the  
ORER, PER, and FER flags are all cleared to 0. The RDRF flag will not be set if the FER or PER  
flag is set to 1, and neither transmit nor receive operations will be possible.  
1. Receive error handling: If a  
Start of reception  
receive error occurs, read the  
ORER flag in SCSSR1 , and  
after performing the appropriate  
error handling, clear the ORER  
Read ORER flag in SCSSR1  
flag to 0. Transfer cannot be  
resumed if the ORER flag is set  
to 1.  
Yes  
ORER = 1?  
2. SCI status check and receive  
Error handling  
data read: Read SCSSR1 and  
check that the RDRF flag is set  
to 1, then read the receive data  
in SCRDR1 and clear the RDRF  
flag to 0. Transition of the RDRF  
flag from 0 to 1 can also be  
No  
Read RDRF flag in SCSSR1  
No  
RDRF = 1?  
Yes  
identified by an RXI interrupt.  
3. Serial reception continuation  
procedure: To continue serial  
reception, finish reading the  
RDRF flag, reading SCRDR1,  
and clearing the RDRF flag to 0,  
before the MSB (bit 7) of the  
current frame is received. (The  
RDRF flag is cleared  
Read receive data in SCRDR1,  
and clear RDRF flag  
in SCSSR1 to 0  
No  
All data received?  
automatically when the direct  
memory access controller  
(DMAC) is activated by a  
receive-data-full interrupt (RXI)  
request and the SCRDR1 value  
is read.)  
Yes  
Clear RE bit in SCSCR1 to 0  
End of reception  
Figure 15.21 Sample Serial Reception Flowchart (1)  
Rev. 6.0, 07/02, page 647 of 986  
 复制成功!