欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第693页浏览型号HD6417750SBP200的Datasheet PDF文件第694页浏览型号HD6417750SBP200的Datasheet PDF文件第695页浏览型号HD6417750SBP200的Datasheet PDF文件第696页浏览型号HD6417750SBP200的Datasheet PDF文件第698页浏览型号HD6417750SBP200的Datasheet PDF文件第699页浏览型号HD6417750SBP200的Datasheet PDF文件第700页浏览型号HD6417750SBP200的Datasheet PDF文件第701页  
Serial Data Transmission (Synchronous Mode): Figure 15.19 shows a sample flowchart for  
serial transmission.  
Use the following procedure for serial data transmission after enabling the SCI for transmission.  
1. SCI status check and transmit  
Start of transmission  
data write: Read SCSSR1 and  
check that the TDRE flag is set to  
1, then write transmit data to  
SCTDR1 and clear the TDRE flag  
Read TDRE flag in SCSSR1  
to 0.  
No  
2. To continue serial transmission,  
be sure to read 1 from the TDRE  
flag to confirm that writing is  
possible, then write data to  
SCTDR1, and then clear the  
TDRE flag to 0. (Checking and  
clearing of the TDRE flag is  
automatic when the direct  
memory access controller  
(DMAC) is activated by a  
TDRE = 1?  
Yes  
Write transmit data to SCTDR1  
and clear TDRE flag  
in SCSSR1 to 0  
No  
No  
transmit-data-empty interrupt  
(TXI) request, and data is written  
to SCTDR1.)  
All data transmitted?  
Yes  
Read TEND flag in SCSSR1  
TEND = 1?  
Yes  
Clear TE bit in SCSCR1 to 0  
End  
Figure 15.19 Sample Serial Transmission Flowchart  
Rev. 6.0, 07/02, page 645 of 986  
 复制成功!