欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7325-TC 参数 Datasheet PDF下载

PM7325-TC图片预览
型号: PM7325-TC
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI - ATLAS -3200电信标准产品数据表初步 [S/UNI-ATLAS-3200 Telecom Standard Product Data Sheet Preliminary]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信电路异步传输模式
文件页数/大小: 432 页 / 2222 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7325-TC的Datasheet PDF文件第56页浏览型号PM7325-TC的Datasheet PDF文件第57页浏览型号PM7325-TC的Datasheet PDF文件第58页浏览型号PM7325-TC的Datasheet PDF文件第59页浏览型号PM7325-TC的Datasheet PDF文件第61页浏览型号PM7325-TC的Datasheet PDF文件第62页浏览型号PM7325-TC的Datasheet PDF文件第63页浏览型号PM7325-TC的Datasheet PDF文件第64页  
S/UNI®-ATLAS-3200 Telecom Standard Product Data Sheet  
Preliminary  
Pin Name  
BO_RDENB  
Type  
Input  
Pin No Function  
Read Enable. The S/UNI-ATLAS-3200 will transfer data out onto  
the data bus when this signal is asserted.  
BO_CLAV  
BO_SOC  
Output  
Output  
Cell Available. Indicates that the S/UNI-ATLAS-3200 has at least  
one cell to transfer.  
Start of Cell. Asserted when the first word of the cell is on the  
data bus.  
BO_DAT[15:0]  
BO_PAR  
Output  
Output  
Data  
Parity over BO_PAR[15:0].  
Microprocessor Access Port (52 Pins)  
UP_DAT[31:0]  
I/O  
The bi-directional data bus, UP_DAT[31:0] is used during S/UNI-  
ATLAS-3200 Microprocessor Interface Port register reads and  
write accesses. UP_DAT[31] is the MSB.  
UP_ADDR[11:0]  
Input  
The address UP_ADDR[11:0] selects specific Microprocessor  
Interface Port registers during S/UNI-ATLAS-3200 register  
accesses. UP_ADDR[11] is the Test Register Select (TRS)  
address pin. TRS selects between normal and test mode register  
accesses. TRS is high during test mode register accesses, and  
is low during normal mode register accesses.  
UP_RDB  
UP_WRB  
UP_CSB  
Input  
Input  
Input  
UP_RDB is low during S/UNI-ATLAS-3200 Microprocessor  
Interface Port register read accesses. The S/UNI-ATLAS-3200  
drives the UP_DAT[31:0] bus with the contents of the addressed  
register while UP_RDB and UP_CSB are low.  
UP_WRB is low during S/UNI-ATLAS-3200 Microprocessor  
Interface Port register write accesses. The UP_DAT[31:0] bus  
contents are clocked into the addressed register on the rising  
edge of UP_WRB while UP_CSB is low.  
UP_CSB is low during S/UNI-ATLAS-3200 Microprocessor  
Interface Port register accesses.  
If UP_CSB is not required (i.e. register accesses controlled using  
UP_RDB and UP_WRB signals only), UP_CSB should be  
connected to an inverted version of the UP_RSTB input.  
UP_ALE  
Input  
The Microprocessor Address Strobe, UP_ALE, is active high and  
latches the address bus, UP_ADDR[11:0], when low. When  
UP_ALE is high, the internal address latches are transparent. It  
allows the S/UNI-ATLAS-3200 to interface to a multiplexed  
address/data bus. UP_ALE has an internal pull up resistor.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use  
Document ID: PMC-1990553, Issue 4  
60  
 复制成功!