February, 2007
Setting Port Configuration Using Serial EEPROM
5.3.3
Setting Port Configuration Using Serial EEPROM
To use the serial EEPROM to set the port configuration, program the following registers:
• Port Configuration register Port Configuration field – Sets the port configuration (Ports 0 and 8,
offset 224h[4:0])
• Debug Control register – Sets the Port Number and parameters for the upstream port
The Port Configuration register Port Configuration field value determines the number of enabled ports
per station, as well as the maximum link widths of those ports, as defined in Table 5-2.
Table 5-2. PEX 8532 Port Configurations
Port
Station 0 [Lanes/SerDes]/Portb
Station 1 [Lanes/SerDes]/Portb
Configuration
Register
Valuea
Port 0
Port 1
Port 2
Port 3
Port 8
Port 9
Port 10
Port 11
(Port 0 or 8,
Offset 224h[4:0])
x4
[0-3]
x4
[4-7]
x4
[8-11]
x4
[12-15]
x4
[16-19]
x4
[20-23]
x4
[24-27]
x4
[28-31]
0h
1h
2h
3h
4h
5h
6h
x16
[0-15]
x16
[16-31]
c
–
–
–
–
–
–
–
–
–
–
–
–
x8
[0-7]
x8
[8-15]
x8
[16-23]
x8
[24-31]
x8
[0-7]
x4
[8-11]
x4
[12-15]
x8
[16-23]
x4
[24-27]
x4
[28-31]
x8
[0-7]
x4
[8-11]
x2
[12-13]
x2
[14-15]
x8
[16-23]
x4
[24-27]
x2
[28-29]
x2
[30-31]
x8
[0-7]
x2
[8-9]
x2
[10-11]
x4
[12-15]
x8
[16-23]
x2
[24-25]
x2
[26-27]
x4
[28-31]
x8
[0-7]
x2
[8-9]
x4
[10-13]
x2
[14-15]
x8
[16-23]
x2
[24-25]
x4
[26-29]
x2
[30-31]
a. The PEX 8532 can be re-configured by link-width negotiation to smaller widths of x8, x4, x2, or x1.
b. The lanes are assigned to each enabled port in sequence, as indicated in [brackets].
c. Configuration value and port combinations with “–” (no data) are reserved.
ExpressLane PEX 8532AA/BA/BB/BC 8-Port/32-Lane Versatile PCI Express Switch Data Book
Copyright © 2007 by PLX Technology, Inc. All Rights Reserved – Version 1.6
77
PLX [ PLX TECHNOLOGY ]
