PE9763
Product Specification
Main Counter Chain
Normal Operating Mode
Setting the Pre_en control bit “low” enables the
÷10/11 prescaler. The main counter chain then
divides the RF input frequency (F
in
) by an integer
or fractional number derived from the values in the
“M”, “A” counters and the DSM input word K. The
accumulator size is 18 bit, so the fractional value
is fixed from the ratio K/2
18
. There is an additional
bit in the DSM that acts like an extra bit (19
th
bit).
This bit is enabled by asserting the pin
RAND_SEL to “high”. Enabling this bit has the
benefit of reducing the spurious levels. However,
a small frequency offset will occur. This positive
frequency offset is calculated with the following
equation.
f
offset
= (f
r
/ (R + 1)) / 2
19
(1)
In this mode, the prescaler and A counter are
powered down, and the input VCO frequency is
divided by the M counter directly. The following
equation relates F
in
to the reference frequency f
r
:
F
in
= (M + 1) x (f
r
/ (R+1))
where 1
≤
M
≤
511
(*) Only integer mode
(4)
In frequency bypass mode, neither A counter or K
counter is used. Therefore, only integer-N
operation is possible.
Reference Counter
The reference counter chain divides the reference
frequency f
r
down to the phase detector
comparison frequency f
c
.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the following
equation:
f
c
= f
r
/ (R + 1)
where 0
≤
R
≤
63
(5)
All of the following equations do not take into
account of this frequency offset. If this offset is
important to a specific frequency plan, appropriate
account needs to be taken.
In the normal mode, the output from the main
counter chain (f
p
) is related to the VCO frequency
(F
in
) by the following equation:
f
p
= F
in
/ [10 x (M + 1) + A + K/
2
18
]
where A
≤
M + 1, 1
≤
M
≤
511
(2)
Note that programming R with “0” will pass the
reference frequency (f
r
) directly to the phase
detector.
Register Programming
Serial Interface Mode
While the E_WR input is “low” and the S_WR
input is “low”, serial input data (Sdata input), B
0
to
B
20
, are clocked serially into the primary register
on the rising edge of Sclk, MSB (B
0
) first. The LSB
is used as address bit. When “0”, the contents
from the primary register are transferred into the
secondary register on the rising edge of either
S_WR according to the timing diagrams shown in
Figure 4. When “1”, data is transferred to the
auxiliary register according to the same timing
diagram. The secondary register is used to
program the various counters, while the auxiliary
register is used to program the DSM.
Data are transferred to the counters as shown in
Table 8 on page 10.
When the loop is locked, F
in
is related to the
reference frequency (f
r
) by the following equation:
F
in
= [10 x (M + 1) + A + K/
2
18
] x (f
r
/ (R+1))
where A
≤
M + 1, 1
≤
M
≤
511
(3)
A consequence of the upper limit on A is that F
in
must be greater than or equal to 90 x (f
r
/ (R+1)) to
obtain contiguous channels. The A counter can
accept values as high as 15, but in typical
operation it will cycle from 0 to 9 between
increments in M.
Programming the M counter with the minimum
allowed value of “1” will result in a minimum M
counter divide ratio of “2”.
Prescaler Bypass Mode (*)
Setting the frequency control register bit Pre_en
“high” allows F
in
to bypass the ÷10/11 prescaler.
Document No. 70-0140-01
│
www.psemi.com
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 9 of 15
PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
