欢迎访问ic37.com |
会员登录 免费注册
发布采购

9763-01 参数 Datasheet PDF下载

9763-01图片预览
型号: 9763-01
PDF下载: 下载PDF文件 查看货源
内容描述: 3.2 GHz的Δ-Σ调制的分数N频率合成器的低相位噪声应用 [3.2 GHz Delta-Sigma modulated Fractional-N Frequency Synthesizer for Low Phase Noise Applications]
分类和应用:
文件页数/大小: 15 页 / 289 K
品牌: PSEMI [ Peregrine Semiconductor ]
 浏览型号9763-01的Datasheet PDF文件第7页浏览型号9763-01的Datasheet PDF文件第8页浏览型号9763-01的Datasheet PDF文件第9页浏览型号9763-01的Datasheet PDF文件第10页浏览型号9763-01的Datasheet PDF文件第11页浏览型号9763-01的Datasheet PDF文件第13页浏览型号9763-01的Datasheet PDF文件第14页浏览型号9763-01的Datasheet PDF文件第15页  
PE9763  
Product Specification  
PD_U pulses cause an increase in VCO fre-  
Phase Detector and Charge Pump  
quency and PD_D pulses cause a decrease in  
The phase detector is triggered by rising edges  
from the main Counter (fp) and the reference  
counter (fc). It has two outputs, namely PD_U,  
and PD_D. If the divided VCO leads the divided  
reference in phase or frequency (fp leads fc),  
PD_D pulses “low”. If the divided reference leads  
the divided VCO in phase or frequency (fc leads  
fp), PD_U pulses “low”. The width of either pulse  
is directly proportional to phase offset between the  
two input signals, fp and fc.  
VCO frequency, for a positive Kv VCO.  
For the charge pump mode, the phase detector  
outputs are used internally to drive a tri-state  
charge pump. However, the PD_U, and PD_D out-  
put pins will be drive statically to GND. The  
charge pump will drive a fixed 2 mA of current.  
A lock detect output, LD is also provided, via the  
pin Cext. Cext is the logical “NAND” of PD_U and  
PD_D waveforms, which is driven through a series  
2 kresistor. Connecting Cext to an external  
shunt capacitor provides low pass filtering of this  
signal. Cext also drives the input of an internal in-  
verting comparator with an open drain output.  
Thus LD is an “AND” function of PD_U and PD_D.  
For the UP and DOWN mode, PD_U and PD_D  
drive an active loop filter which controls the VCO  
tune voltage. The phase detector gain is equal to  
VDD / 2 п.  
Figure 5. Typical Phase Noise  
A typical phase noise plot is shown below. Phase noise results for “Trace 2” is the average values.  
Test Conditions: Fout = 1.9202 GHz, Fcomparison = 20 MHz, MASH 1-1, VDD = 3 V, Temp = 25 C,  
Loop bandwidth = 80 KHz.  
©2005 Peregrine Semiconductor Corp. All rights reserved.  
Document No. 70-0140-01 UltraCMOS™ RFIC Solutions  
Page 12 of 15