■ ML53612 ■ ––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
Configuration Register Byte 13, AR = 000dh
DR_0
C
Definition
0
1
2
3
4
5
6
7
104
105
106
107
108
109
110
111
INT Polarity
INT Mask
INT Output Driver Configuration
INT
Reserved
Reserved
Reserved
Reserved
INT Polarity (C_ [104]) (Read/Write)
0
1
→
→
INT Active Low (Default)
INT Active High
INT Mask (C_ [105]) (Read/Write)
0
1
→
→
INT Unmasked
INT Masked (Default)
INT Output Driver Configuration (C_ [106]) (Read/Write)
0
1
→
→
Open Drain (Default)
Push-Pull
INT (C_ [107]) (Read Only)
This register is the logical or of all unmasked interrupt sources.
0
1
→
→
All unmasked interrupts false
Any unmasked interrupt true
30
Oki Semiconductor