■ ML53612 ■ ––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
Configuration Register Byte 9, AR = 0009h
DR_0
[1:0]
[3:2]
4
C
Definition
[73:72]
[75:74]
76
L_SI_[1:0], L_SO_[1:0] Stream Rate [1:0]
L_CLK_0 Frequency [1:0]
L_CLK_0 Polarity
5
77
L_FS_0 Polarity
[7:6]
[79:78]
L_FS_0 Position [1:0]
L_SI_[1:0], L_SO_[1:0] Stream Rate [1:0] (C_ [73:72]) (Read/Write)
00
01
10
11
→
→
→
→
2.048 Mbps (L_SI_[1:0], L_SO_[1:0]) (Default)
4.096 Mbps (L_SI_[0], L_SO_[0])
8.192 Mbps (L_SI_[0], L_SO_[0])
Reserved
[1]
L_CLK_0 Frequency [1:0] (C_ [75:74]) (Read/Write)
00
01
10
11
→
→
→
→
2.048 MHz (Default)
4.096 MHz
8.192 MHz
16.384 MHz
1. Note: the L_CLK_0 frequency need not match the L_SI and L_SO stream frequencies, neither need it match the CT_C8 frequency when configured
as slave-to-CT.
L_CLK_0 Polarity (C_ [76]) (Read/Write)
0
1
→
→
L_CLK_0 Non-Inverted (Default)
L_CLK_0 Inverted
L_FS_0 Polarity (C_ [77]) (Read/Write)
0
1
→
→
L_FS_0 Non-Inverted (Default)
L_FS_0 Inverted
L_FS_0 Position [1:0] (C_ [79:78]) (Read/Write)
00
01
10
11
→
→
→
→
Early - L_FS_0 occurs during the last L_CLK_0 period of the frame (Default)
Straddle - L_FS_0 straddles the frame boundary
Late - L_FS_0 occurs during the first L_CLK_0 period of the frame
Reserved
26
Oki Semiconductor
OKI [ OKI ELECTRONIC COMPONETS ]
