欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPAKDSP303VF100 参数 Datasheet PDF下载

SPAKDSP303VF100图片预览
型号: SPAKDSP303VF100
PDF下载: 下载PDF文件 查看货源
内容描述: [Digital Signal Processor, 24-Ext Bit, 100MHz, CMOS, PBGA196, 15 X 15 MM, 1 MM PITCH, MOLD ARRAY PROCESS, BGA-196]
分类和应用: 时钟外围集成电路
文件页数/大小: 112 页 / 1117 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号SPAKDSP303VF100的Datasheet PDF文件第103页浏览型号SPAKDSP303VF100的Datasheet PDF文件第104页浏览型号SPAKDSP303VF100的Datasheet PDF文件第105页浏览型号SPAKDSP303VF100的Datasheet PDF文件第106页浏览型号SPAKDSP303VF100的Datasheet PDF文件第108页浏览型号SPAKDSP303VF100的Datasheet PDF文件第109页浏览型号SPAKDSP303VF100的Datasheet PDF文件第110页浏览型号SPAKDSP303VF100的Datasheet PDF文件第111页  
Power Consumption Benchmark  
M_LF EQU 15  
M_FV EQU 16  
M_SA EQU 17  
M_CE EQU 19  
M_SM EQU 20  
M_RM EQU 21  
M_CP0 EQU 22  
M_CP1 EQU 23  
; DO-Loop Flag  
; DO-Forever Flag  
; Sixteen-Bit Arithmetic  
; Instruction Cache Enable  
; Arithmetic Saturation  
; Rounding Mode  
; bit 0 of priority bits in SR  
; bit 1 of priority bits in SR  
;
control and status bits in OMR  
M_CDP EQU $300 ; mask for CORE-DMA priority bits in OMR  
M_MA  
M_MB  
M_MC  
M_MD  
equ0  
equ1  
equ2  
equ3  
; Operating Mode A  
; Operating Mode B  
; Operating Mode C  
; Operating Mode D  
M_EBD EQU 4  
M_SD EQU 6  
; External Bus Disable bit in OMR  
; Stop Delay  
M_MS EQU 7  
; Memory Switch bit in OMR  
; bit 0 of priority bits in OMR  
; bit 1 of priority bits in OMR  
M_CDP0 EQU 8  
M_CDP1 EQU 9  
M_BEN  
EQU 10 ; Burst Enable  
M_TAS EQU 11 ; TA Synchronize Select  
M_BRT EQU 12 ; Bus Release Timing  
M_ATE EQU 15  
M_XYS EQU 16  
M_EUN EQU 17  
M_EOV EQU 18  
M_WRP EQU 19  
M_SEN EQU 20  
; Address Tracing Enable bit in OMR.  
; Stack Extension space select bit in OMR.  
; Extensed stack UNderflow flag in OMR.  
; Extended stack OVerflow flag in OMR.  
; Extended WRaP flag in OMR.  
; Stack Extension Enable bit in OMR.  
;*************************************************************************  
;
;
;
;
;
EQUATES for DSP56303 interrupts  
Last update: June 11 1995  
;*************************************************************************  
page  
opt  
132,55,0,0,0  
mex  
intequ ident  
if  
1,0  
@DEF(I_VEC)  
;leave user definition as is.  
else  
I_VEC EQU $0  
endif  
;------------------------------------------------------------------------  
; Non-Maskable interrupts  
;------------------------------------------------------------------------  
I_RESET EQU I_VEC+$00 ; Hardware RESET  
I_STACK EQU I_VEC+$02 ; Stack Error  
I_ILL EQU I_VEC+$04  
I_DBG EQU I_VEC+$06  
I_TRAP EQU I_VEC+$08  
I_NMI EQU I_VEC+$0A  
; Illegal Instruction  
; Debug Request  
; Trap  
; Non Maskable Interrupt  
;------------------------------------------------------------------------  
; Interrupt Request Pins  
;------------------------------------------------------------------------  
I_IRQA EQU I_VEC+$10  
I_IRQB EQU I_VEC+$12  
I_IRQC EQU I_VEC+$14  
I_IRQD EQU I_VEC+$16  
; IRQA  
; IRQB  
; IRQC  
; IRQD  
;------------------------------------------------------------------------  
; DMA Interrupts  
;------------------------------------------------------------------------  
I_DMA0 EQU I_VEC+$18  
I_DMA1 EQU I_VEC+$1A  
I_DMA2 EQU I_VEC+$1C  
I_DMA3 EQU I_VEC+$1E  
; DMA Channel 0  
; DMA Channel 1  
; DMA Channel 2  
; DMA Channel 3  
A-11  
 复制成功!