欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC24FJ32GA104T-I/PT 参数 Datasheet PDF下载

PIC24FJ32GA104T-I/PT图片预览
型号: PIC24FJ32GA104T-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 44分之28引脚, 16位通用闪存微控制器采用nanoWatt XLP技术 [28/44-Pin, 16-Bit General Purpose Flash Microcontrollers with nanoWatt XLP Technology]
分类和应用: 闪存微控制器
文件页数/大小: 308 页 / 2416 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第162页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第163页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第164页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第165页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第167页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第168页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第169页浏览型号PIC24FJ32GA104T-I/PT的Datasheet PDF文件第170页  
PIC24FJ64GA104 FAMILY  
To set up the SPI module for the Standard Master mode  
of operation:  
To set up the SPI module for the Standard Slave mode  
of operation:  
1. If using interrupts:  
1. Clear the SPIxBUF register.  
2. If using interrupts:  
a) Clear the SPIxIF bit in the respective IFS  
register.  
a) Clear the SPIxIF bit in the respective IFS  
register.  
b) Set the SPIxIE bit in the respective IEC  
register.  
b) Set the SPIxIE bit in the respective IEC  
register.  
c) Write the SPIxIP bits in the respective IPC  
register to set the interrupt priority.  
c) Write the SPIxIP bits in the respective IPC  
register to set the interrupt priority.  
2. Write the desired settings to the SPIxCON1  
and SPIxCON2 registers with MSTEN  
(SPIxCON1<5>) = 1.  
3. Write the desired settings to the SPIxCON1  
and SPIxCON2 registers with MSTEN  
(SPIxCON1<5>) = 0.  
3. Clear the SPIROV bit (SPIxSTAT<6>).  
4. Enable SPI operation by setting the SPIEN bit  
(SPIxSTAT<15>).  
4. Clear the SMP bit.  
5. If the CKE bit (SPIxCON1<8>) is set, then the  
SSEN bit (SPIxCON1<7>) must be set to enable  
the SSx pin.  
5. Write the data to be transmitted to the SPIxBUF  
register. Transmission (and reception) will start  
as soon as data is written to the SPIxBUF  
register.  
6. Clear the SPIROV bit (SPIxSTAT<6>).  
7. Enable SPI operation by setting the SPIEN bit  
(SPIxSTAT<15>).  
FIGURE 15-1:  
SPIx MODULE BLOCK DIAGRAM (STANDARD MODE)  
SCKx  
1:1 to 1:8  
Secondary  
Prescaler  
1:1/4/16/64  
Primary  
Prescaler  
FCY  
SSx/FSYNCx  
Sync  
Control  
Select  
Edge  
Control  
Clock  
SPIxCON1<1:0>  
SPIxCON1<4:2>  
Control  
Shift  
SDOx  
SDIx  
Enable  
Master Clock  
bit 0  
SPIxSR  
Transfer  
Transfer  
SPIxBUF  
Write SPIxBUF  
Read SPIxBUF  
16  
Internal Data Bus  
DS39951C-page 166  
2010 Microchip Technology Inc.  
 复制成功!