欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF6720-I/PT 参数 Datasheet PDF下载

PIC18LF6720-I/PT图片预览
型号: PIC18LF6720-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第270页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第271页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第272页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第273页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第275页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第276页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第277页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第278页  
PIC18FXX20  
BTFSC  
Bit Test File, Skip if Clear  
BTFSS  
Bit Test File, Skip if Set  
Syntax:  
[ label ] BTFSC f,b[,a]  
Syntax:  
[ label ] BTFSS f,b[,a]  
Operands:  
0 f 255  
0 b 7  
a [0,1]  
Operands:  
0 f 255  
0 b < 7  
a [0,1]  
Operation:  
Status Affected:  
Encoding:  
skip if (f<b>) = 0  
None  
Operation:  
Status Affected:  
Encoding:  
skip if (f<b>) = 1  
None  
1011  
bbba  
ffff  
ffff  
1010  
bbba  
ffff  
ffff  
Description:  
If bit 'b' in register ‘f' is 0, then the  
next instruction is skipped.  
Description:  
If bit 'b' in register 'f' is 1, then the  
next instruction is skipped.  
If bit 'b' is 0, then the next instruction  
fetched during the current instruction  
execution is discarded, and a NOPis  
executed instead, making this a  
two-cycle instruction. If ‘a’ is 0, the  
Access Bank will be selected, over-  
riding the BSR value. If ‘a’ = 1, then  
the bank will be selected as per the  
BSR value (default).  
If bit 'b' is 1, then the next instruction  
fetched during the current instruc-  
tion execution, is discarded and a  
NOPis executed instead, making this  
a two-cycle instruction. If ‘a’ is 0, the  
Access Bank will be selected, over-  
riding the BSR value. If ‘a’ = 1, then  
the bank will be selected as per the  
BSR value (default).  
Words:  
Cycles:  
1
1(2)  
Words:  
Cycles:  
1
1(2)  
Note: 3 cycles if skip and followed  
by a 2-word instruction.  
Note: 3 cycles if skip and followed  
by a 2-word instruction.  
Q Cycle Activity:  
Q1  
Q Cycle Activity:  
Q1  
Q2  
Q3  
Process Data  
Q4  
Q2  
Q3  
Process Data  
Q4  
Decode  
Read  
No  
Decode  
Read  
No  
register 'f'  
operation  
register 'f'  
operation  
If skip:  
Q1  
If skip:  
Q1  
Q2  
Q3  
Q4  
Q2  
Q3  
Q4  
No  
No  
No  
No  
No  
No  
No  
No  
operation  
operation  
operation  
operation  
operation  
operation  
operation  
operation  
If skip and followed by 2-word instruction:  
If skip and followed by 2-word instruction:  
Q1  
Q2  
No  
Q3  
No  
Q4  
Q1  
Q2  
No  
Q3  
No  
Q4  
No  
operation  
No  
No  
operation  
No  
operation  
operation  
operation  
operation  
operation  
operation  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
HERE  
FALSE  
TRUE  
BTFSC  
:
:
FLAG, 1, 0  
HERE  
FALSE  
TRUE  
BTFSS  
:
:
FLAG, 1, 0  
Example:  
Example:  
Before Instruction  
PC  
Before Instruction  
PC  
=
address (HERE)  
=
address (HERE)  
After Instruction  
After Instruction  
If FLAG<1>  
PC  
=
=
=
=
0;  
If FLAG<1>  
PC  
=
=
=
=
0;  
address (TRUE)  
1;  
address (FALSE)  
1;  
If FLAG<1>  
PC  
If FLAG<1>  
PC  
address (FALSE)  
address (TRUE)  
DS39609A-page 272  
Advance Information  
2003 Microchip Technology Inc.  
 复制成功!