欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF6720-I/PT 参数 Datasheet PDF下载

PIC18LF6720-I/PT图片预览
型号: PIC18LF6720-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第268页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第269页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第270页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第271页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第273页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第274页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第275页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第276页  
PIC18FXX20  
BNOV  
Branch if Not Overflow  
BNZ  
Branch if Not Zero  
Syntax:  
Operands:  
Operation:  
[ label ] BNOV  
-128 n 127  
if overflow bit is ’0’  
(PC) + 2 + 2n PC  
n
Syntax:  
Operands:  
Operation:  
[ label ] BNZ  
-128 n 127  
if zero bit is ’0’  
n
(PC) + 2 + 2n PC  
Status Affected:  
Encoding:  
None  
1110  
Status Affected:  
Encoding:  
None  
1110  
0101  
nnnn  
nnnn  
0001  
nnnn  
nnnn  
Description:  
If the Overflow bit is ‘0’, then the  
program will branch.  
Description:  
If the Zero bit is ‘0’, then the  
program will branch.  
The 2’s complement number ‘2n’ is  
added to the PC. Since the PC will  
have incremented to fetch the next  
instruction, the new address will be  
PC+2+2n. This instruction is then  
a two-cycle instruction.  
The 2’s complement number ‘2n’ is  
added to the PC. Since the PC will  
have incremented to fetch the next  
instruction, the new address will be  
PC+2+2n. This instruction is then  
a two-cycle instruction.  
Words:  
Cycles:  
1
1(2)  
Words:  
Cycles:  
1
1(2)  
Q Cycle Activity:  
If Jump:  
Q Cycle Activity:  
If Jump:  
Q1  
Decode  
Q2  
Q3  
Q4  
Write to PC  
Q1  
Decode  
Q2  
Q3  
Q4  
Write to PC  
Read literal  
Process  
Read literal  
Process  
'n'  
Data  
'n'  
Data  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
No  
operation  
If No Jump:  
Q1  
If No Jump:  
Q1  
Q2  
Read literal  
'n'  
Q3  
Process  
Data  
Q4  
Q2  
Read literal  
'n'  
Q3  
Process  
Data  
Q4  
Decode  
No  
Decode  
No  
operation  
operation  
HERE  
BNOV Jump  
HERE  
BNZ Jump  
Example:  
Example:  
Before Instruction  
Before Instruction  
PC  
=
address (HERE)  
PC  
=
address (HERE)  
After Instruction  
After Instruction  
If Overflow  
PC  
=
=
=
=
0;  
If Zero  
PC  
=
=
=
=
0;  
address (Jump)  
address (Jump)  
If Overflow  
PC  
1;  
If Zero  
PC  
1;  
address (HERE+2)  
address (HERE+2)  
DS39609A-page 270  
Advance Information  
2003 Microchip Technology Inc.  
 复制成功!