欢迎访问ic37.com |
会员登录 免费注册
发布采购

6700PXH 参数 Datasheet PDF下载

6700PXH图片预览
型号: 6700PXH
PDF下载: 下载PDF文件 查看货源
内容描述: 64位PCI中枢 [64-bit PCI Hub]
分类和应用: PC
文件页数/大小: 194 页 / 2283 K
品牌: INTEL [ INTEL ]
 浏览型号6700PXH的Datasheet PDF文件第106页浏览型号6700PXH的Datasheet PDF文件第107页浏览型号6700PXH的Datasheet PDF文件第108页浏览型号6700PXH的Datasheet PDF文件第109页浏览型号6700PXH的Datasheet PDF文件第111页浏览型号6700PXH的Datasheet PDF文件第112页浏览型号6700PXH的Datasheet PDF文件第113页浏览型号6700PXH的Datasheet PDF文件第114页  
Register Description  
3.5.1.53  
Offset 7Bh: SHPC_STS—SHPC Status Register (D0:F0, F2)  
Offset:  
Default Value: x0h  
7Bh  
Attribute: RO  
Size: 8 bits  
Note: When hot plug is disabled (HPx_SLOT[3] = 0), this register is RESERVED.  
Bits  
Type  
Reset  
Description  
7
RO  
x
Controller Interrupt Pending (CIP): This bit is set when one or more bits are  
set in the Interrupt Locator register in the SHPC working register set. This bit  
is cleared when no bits are set in the Interrupt Locator register.  
6
RO  
RO  
x
Controller System Error Pending (CSP): This bit is set when one or more  
bits are set in the SERR Locator register in the SHPC working register set.  
This bit is cleared when no bits are set in the SERR Locator register.  
5:0  
0
Reserved.  
3.5.1.54  
Offset 7Ch: SHPC_DWORD—SHPC Data Register (D0:F0, F2)  
Offset:  
Default Value: 00000000h  
7C – 7Fh  
Attribute: RW/RO  
Size: 32 bits  
Note: When hot plug is disabled (HPx_SLOT[3] = 0), this register is RESERVED.  
Bits  
Type  
Reset  
Description  
31:0  
RW  
0
DWORD Data (DWD): This field allows software to access the SHPC Working  
Register set via the Capabilities List Item in Configuration Space. The  
DWORD Select field selects the SHPC Working Register set DWORD that is  
accessed by reads and writes to this register. Accessing SHPC Working  
Register set registers through this field behaves the same as accessing them  
through memory-mapped accesses. Multiple accesses to the DWORD Data  
register continue to affect the same DWORD if the DWORD Select field is  
unchanged. If the PCI-to-PCI bridge integrated with the SHPC is not in the D0  
power management state, reads from this register must complete successfully  
but the returned value is undefined and the behavior of writes is undefined.  
3.5.1.55  
Offset D8h: PX_CAPID—PCI-X Capability Identifier Register  
(D0:F0, F2)  
Offset:  
Default Value: 07h  
D8h  
Attribute: RO  
Size: 8 bits  
This register identifies this item in the Capabilities list as a PCI-X register set. It returns 07h when  
read.  
Bits  
Type  
Reset  
Description  
7:0  
RO  
07h  
Capability Identifier (CAPID): A value of 07h in this field indicates this is a  
PCI-X capabilities list.  
110  
Intel® 6700PXH 64-bit PCI Hub Datasheet  
 复制成功!