欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA186ER 参数 Datasheet PDF下载

IA186ER图片预览
型号: IA186ER
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 8位微控制器与内存 [16-Bit/8-Bit Microcontrollers with RAM]
分类和应用: 微控制器
文件页数/大小: 146 页 / 3147 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA186ER的Datasheet PDF文件第86页浏览型号IA186ER的Datasheet PDF文件第87页浏览型号IA186ER的Datasheet PDF文件第88页浏览型号IA186ER的Datasheet PDF文件第89页浏览型号IA186ER的Datasheet PDF文件第91页浏览型号IA186ER的Datasheet PDF文件第92页浏览型号IA186ER的Datasheet PDF文件第93页浏览型号IA186ER的Datasheet PDF文件第94页  
IA186ER/IA188ER  
Data Sheet  
16-Bit/8-Bit Microcontrollers with RAM  
February 25, 2013  
5.1.39 T2INTCON (03ah), T1INTCON (038h), and T0INTCON (032h) (Slave Mode)  
Timer INTerrupt CONtrol Register. The three timers, Timer 2, Timer 1, and Timer 0, each have  
an interrupt control register, whereas in master mode all three are masked and prioritized in one  
register (TCUCON). The value of these registers is 000Fh at reset (see Table 61).  
Table 61. Timer Interrupt Control Register  
15 14 13 12 11 10  
Reserved  
9
8
7
6
5
4
3
2
1
0
MSK PR2PR0  
Bits [154]Reserved Set to 0.  
Bit [3]MSK Mask Any of the interrupt sources may cause an interrupt if the MSK  
bit is 0. If 1, they cannot. The Interrupt Mask Register has a duplicate of this bit.  
Bits [20]PR2PR0 Priority These bits define the priority of the timer interrupts in  
relation to other interrupt signals. The interrupt priority is the lowest at 7 at reset. The  
values of PR2PR0 are shown above.  
5.1.40 DMA1CON (036h) and DMA0CON (034h) (Master Mode)  
DMA CONtrol Register. The DMA0 and DMA1 interrupts have interrupt type 0ah and 0bh,  
respectively. The value of these registers is 000Fh at reset (see Table 62).  
Table 62. DMA Interrupt Control Register (Master Mode)  
15 14 13 12 11 10  
Reserved  
9
8
7
6
5
4
3
2
1
0
MSK PR2PR0  
Bits [154]Reserved Set to 0.  
Bit [3]MSK Mask Any of the interrupt sources may cause an interrupt if the MSK  
bit is 0. If 1, they cannot. The Interrupt Mask Register has a duplicate of this bit.  
Bits [20]PR2PR0 Priority These bits define the priority of the DMA interrupts in  
relation to other interrupt signals. The interrupt priority is the lowest at 7 at reset. The  
values of PR2PR0 are shown above.  
5.1.41 DMA1CON (036h) and DMA0CON (034h) (Slave Mode)  
DMA CONtrol Register. The two DMA control registers maintain their original functions and  
addressing that they possessed in Master Mode. The value of these registers is 000Fh at reset  
(see Table 63).  
IA211110517-02  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.innovasic.com  
Customer Support:  
Page 90 of 146  
1-888-824-4184  
 复制成功!