欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186ES-33VIW 参数 Datasheet PDF下载

AM186ES-33VIW图片预览
型号: AM186ES-33VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 154 页 / 1714 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM186ES-33VIW的Datasheet PDF文件第95页浏览型号AM186ES-33VIW的Datasheet PDF文件第96页浏览型号AM186ES-33VIW的Datasheet PDF文件第97页浏览型号AM186ES-33VIW的Datasheet PDF文件第98页浏览型号AM186ES-33VIW的Datasheet PDF文件第100页浏览型号AM186ES-33VIW的Datasheet PDF文件第101页浏览型号AM186ES-33VIW的Datasheet PDF文件第102页浏览型号AM186ES-33VIW的Datasheet PDF文件第103页  
IA186ES/IA188ES  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
November 15, 2011  
Bits [154]Reserved. Set to 0.  
Bit [3]MSK Mask → Any of the interrupt sources may cause an interrupt if the MSK  
bit is 0. The interrupt sources cannot cause an interrupt if the MSK bit is 1. The Interrupt  
Mask Register has a duplicate of this bit.  
Bits [20]PR [20] Priority → These bits define the priority of the serial port interrupts  
in relation to other interrupt signals. The interrupt priority is the lowest at 7 upon reset.  
The values of PR2PR0 are shown above.  
5.1.42 INTSTS (030h) (Master Mode)  
INTerrupt STatuS Register. The Interrupt status register contains the interrupt request status of  
each of the three timers, Timer2, Timer1, and Timer0 (see Table 63).  
Table 63. Interrupt Status Register (Master Mode)  
15  
14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
DHLT  
Reserved  
TMR2TMR0  
Bit [15]DHLT DMA Halt DMA activity is halted when this bit is 1. It is set to 1  
automatically when any non-maskable interrupt occurs and is cleared to 0 when an IRET  
instruction is executed. Interrupt handlers and other time-critical software may modify  
this bit directly to disable DMA transfers. However, the DHLT bit should not be  
modified by software if the timer interrupts are enabled as the function of this register as  
an interrupt request register for the timers would be compromised.  
Bits [143]Reserved.  
Bits [20]TMR [20] Timer Interrupt Request When any of these bits is 1,  
a pending interrupt request is indicated by the respective timer.  
Note: The TMR bit in the REQST register is a logical OR of these timer  
interrupt requests.  
5.1.43 INTSTS (030h) (Slave Mode)  
When NMIs occur, the interrupt status register controls DMA operation and the interrupt request  
status of each of the three timers, Timer2, Timer1, and Timer0 (see Table 64).  
Table 64. Interrupt Status Register (Slave Mode)  
15  
14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
DHLT  
Reserved  
TMR2TMR0  
®
IA211050902-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.innovasic.com  
Customer Support:  
Page 99 of 154  
1-888-824-4184  
 复制成功!