欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM186ES-33VIW 参数 Datasheet PDF下载

AM186ES-33VIW图片预览
型号: AM186ES-33VIW
PDF下载: 下载PDF文件 查看货源
内容描述: 8位/ 16位微控制器 [8-Bit/16-Bit Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 154 页 / 1714 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号AM186ES-33VIW的Datasheet PDF文件第94页浏览型号AM186ES-33VIW的Datasheet PDF文件第95页浏览型号AM186ES-33VIW的Datasheet PDF文件第96页浏览型号AM186ES-33VIW的Datasheet PDF文件第97页浏览型号AM186ES-33VIW的Datasheet PDF文件第99页浏览型号AM186ES-33VIW的Datasheet PDF文件第100页浏览型号AM186ES-33VIW的Datasheet PDF文件第101页浏览型号AM186ES-33VIW的Datasheet PDF文件第102页  
IA186ES/IA188ES  
Data Sheet  
8-Bit/16-Bit Microcontrollers  
November 15, 2011  
Bits [154]Reserved. Set to 0.  
Bit [3]MSK Mask Any of the interrupt sources may cause an interrupt if the MSK  
bit is 0. The interrupt sources cannot cause an interrupt if the MSK bit is 1. The Interrupt  
Mask Register has a duplicate of this bit.  
Bit [20]PR [20] Priority These bits define the priority of the serial port interrupts  
in relation to other interrupt signals. The interrupt priority is the lowest at 7 upon reset.  
The values of PR2PR0 are shown above.  
5.1.40 DMA1CON/INT6CON (036h) and DMA0CON/INT5CON (034h) (Master Mode)  
DMA and INTerrupt CONtrol Register. The DMA0 and DMA1 interrupts have interrupt type  
0ah and 0bh, respectively. These pins are configured as external interrupts or DMA requests in  
the respective DMA Control register. The value of these registers is 000Fh at reset (see  
Table 61).  
Table 61. DMA and Interrupt Control Register (Master Mode)  
15 14 13 12 11 10  
Reserved  
9
8
7
6
5
4
3
2
1
0
MSK PR2PR0  
Bits [154]Reserved. Set to 0.  
Bit [3]MSK Mask Any of the interrupt sources may cause an interrupt if the MSK  
bit is 0. The interrupt sources cannot cause an interrupt if the MSK bit is 1. The Interrupt  
Mask Register has a duplicate of this bit.  
Bits [20]PR [20] Priority These bits define the priority of the serial port interrupts  
in relation to other interrupt signals. The interrupt priority is the lowest at 7 upon reset.  
The values of PR2PR0 are shown above.  
5.1.41 DMA1CON/INT6 (036h) and DMA0CON/INT5 (034h) (Slave Mode)  
DMA and INTerrupt CONtrol Register. The two DMA control registers maintain their original  
functions and addressing that they possessed in Master Mode. These pins are configured as  
external interrupts or DMA requests in the respective DMA Control register. The value of these  
registers is 000Fh at reset (see Table 62).  
Table 62. DMA and Interrupt Control Register (Slave Mode)  
15 14 13 12 11 10  
Reserved  
9
8
7
6
5
4
3
2
1
0
MSK PR2PR0  
®
IA211050902-19  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.innovasic.com  
Customer Support:  
Page 98 of 154  
1-888-824-4184  
 复制成功!