欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第504页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第505页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第506页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第507页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第509页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第510页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第511页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第512页  
TC39x BC/BD-Step  
Electrical SpecificationEBU Timings  
Table 3-73 Burst Read Timings valid for 3.3V (cont’d)  
Parameter  
Symbol  
Values  
Typ.  
Unit  
Note / Test Condition  
Min.  
Max.  
WAIT setup (low or high) to  
BFCLKI rising edge  
t
t
25 SR  
26 SR  
5
-
-
ns  
ns  
CL=35pF  
CL=35pF  
WAIT hold (low or high) from  
BFCLKI rising edge  
0
-
-
Address  
Phase(s)  
Command  
Phase(s)  
Burst  
Phase(s)  
Burst  
Phase(s)  
Recovery  
Phase(s)  
Next Addr.  
Phase(s)  
BFCLKI  
1)  
BFCLKO  
t10  
t10  
Next  
A[23:0]  
Burst Start Address  
Addr.  
t22  
t22  
t22  
ADV  
t21  
t21  
t21  
CS[3:0]  
CSCOMB  
t12  
t12  
t22a  
t24  
RD  
RD/WR  
t22a  
BAA  
t24  
t23  
t23  
D[31:0]  
(32-Bit)  
Data (Addr+0)  
Data (Addr+4)  
D[15:0]  
(16-Bit)  
Data (Addr+0)  
Data (Addr+2)  
t26  
t25  
WAIT  
1)  
Output delays are always referenced to BCLKO. The reference clock for input  
characteristics depends on bit EBU_BFCON.FDBKEN.  
EBU_BFCON.FDBKEN = 0: BFCLKO is the input reference clock.  
EBU_BFCON.FDBKEN = 1: BFCLKI is the input reference clock (EBU clock  
feedback enabled).  
BurstRDWR_4.vsd  
Figure 3-28 EBU Burst Mode Read / Write Access Timing  
Data Sheet  
508  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!