欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

SAK-TC399XP-256F300S BC图片预览
型号: SAK-TC399XP-256F300S BC
PDF下载: 下载PDF文件 查看货源
内容描述: [Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontrol­ler. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用:
文件页数/大小: 548 页 / 21256 K
品牌: INFINEON [ Infineon ]
 浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第502页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第503页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第504页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第505页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第507页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第508页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第509页浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第510页  
TC39x BC/BD-Step  
Electrical SpecificationEBU Timings  
Data  
Hold Phase  
Address  
Phase  
Address Hold  
Phase (opt.)  
Command  
Phase  
Recovery  
Phase (opt.)  
New Addr.  
Phase  
EBU  
STATE  
Control Bitfield:  
ADDRC  
1...15  
AHOLDC  
0...15  
RDWAIT  
1...31  
DATAC  
0...15  
RDRECOVC  
0...15  
ADDRC  
1...15  
Duration Limits in  
EBU_CLK Cycles  
Next  
A[23:0]  
Valid Address  
Addr.  
pv +  
t30  
pv +  
t31  
pv +  
ta  
pv +  
t32  
CS[3:0]  
CSCOMB  
pv +  
t33  
pv +  
ta  
ADV  
pv +  
ta  
RD/WR  
BC[3:0]  
pv +  
ta  
pv +  
ta  
t34  
t35  
WAIT  
t36  
t37  
pv +  
t38  
AD[31:0]  
MR/W  
Data Out  
pv +  
t39  
pv = programmed value,  
EBU_CLK * sum (correponding bitfield values)  
T
new_DemuxWR_Async_10.vsd  
Figure 3-27 Demultiplexed Read Access  
Table 3-72 Asynchnronous Write Timings valid for 3.3V  
Parameter  
Symbol  
Values  
Unit  
Note / Test Condition  
Min.  
Typ.  
Max.  
A(23:0) output delay to WR  
rising edge, deviation from the  
ideal programmed value  
t
t
t
30 CC  
31 CC  
32 CC  
-2.5  
-
-
-
2.5  
2.5  
2.5  
ns  
CL=35pF  
CL=35pF  
CL=35pF  
A(23:0) output delay to WR  
rising edge, deviation from the  
ideal programmed value  
-2.5  
-2  
ns  
ns  
CS rising edge to WR rising  
edge, deviation from the ideal  
programmed value  
Data Sheet  
506  
V 1.2, 2021-03  
OPEN MARKET VERSION  
 复制成功!