SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

型号：	SAK-TC399XP-256F300S BC
PDF下载：	下载PDF文件查看货源
内容描述：	[Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontroller. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用：
文件页数/大小：	548 页 / 21256 K
品牌：	INFINEON [ Infineon ]

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第501页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第502页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第503页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第504页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第506页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第507页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第508页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第509页

TC39x BC/BD-Step

Electrical SpecificationEBU Timings

Table 3-71 Asynchronous Read Timings valid for 3.3V (cont’d)

Parameter

Symbol

Values

Typ.

Unit

Note / Test Condition

Min.

Max.

Data input setup to RD rising

edge, deviation from the ideal

programmed value

t₇SR

C_L=35pF

Data input hold to RD rising

edge, deviation from the ideal

programmed value

t₈SR

t₉CC

-4

C_L=35pF

MR / W output delay to RD#

rising edge, deviation from the

ideal programmed value

-2.5

1.5

Data

Hold Phase

Address

Phase

Address Hold

Phase (opt.)

Command

Phase

Recovery

Phase (opt.)

New Addr.

Phase

EBU

STATE

Control Bitfield:

ADDRC

1...15

AHOLDC

0...15

RDWAIT

1...31

DATAC

0...15

RDRECOVC

0...15

ADDRC

1...15

Duration Limits in

EBU_CLK Cycles

A[23:0]

Valid Address

Addr.

pv +

t₃₀

pv +

t₃₁

pv +

t_a

pv +

t₃₂

CS[3:0]

CSCOMB

pv +

t₃₃

t_a

ADV

pv +

t_a

RD/WR

BC[3:0]

pv +

t_a

pv +

t_a

t₃₄

t₃₅

WAIT

t₃₆

t₁₄

t₃₇

pv +

t₃₈

t₁₃

AD[31:0]

Data Out

Address Out

pv +

t₃₉

MR/W

pv = programmed value,

_{EBU_CLK}* sum (correponding bitfield values)

new_MuxWR_Async_10.vsd

Figure 3-26 Multiplexed Read Access

Data Sheet

505

V 1.2, 2021-03

OPEN MARKET VERSION

电子百科

产品导航

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

IC37:专业IC行业平台