SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

型号：	SAK-TC399XP-256F300S BC
PDF下载：	下载PDF文件查看货源
内容描述：	[Infineon releases its second generation AURIX microcontroller in embedded flash 40 nm technology. It comes back with an increase in performance, memory sizes, connectivity and more scalability to address the new automotive trends and challenges. This family has more than 20 products to provide the most scalable portfolio of safety microcontroller. In terms of performance, the highest end product TC39x offers 6 cores running at 300 MHz and up to 6.9 MBytes embedded RAM, and consuming below 2 W. ]
分类和应用：
文件页数/大小：	548 页 / 21256 K
品牌：	INFINEON [ Infineon ]

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第450页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第451页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第452页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第453页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第455页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第456页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第457页

浏览型号SAK-TC399XP-256F300S BC的Datasheet PDF文件第458页

TC39x BC/BD-Step

Electrical SpecificationPower Supply Infrastructure and Supply Start-up

3.13.1

Supply Ramp-up and Ramp-down Behavior

Start-up slew rates for supply rails shall comply to SR (see Table 3-33 Supply Ramp).

3.13.1.1 Single Supply mode (a)

V_{EXT (externally supplied)}

5.5 V

5.0 V

4.5 V

LVD Reset release

HWCFG[1,2] latch

VRST5

Primary cold PORST Reset Threshold

LVD Reset Threshold

VLVDRST5

VDDPPA

0 V

HWCFG[6] latch

PORST output deasserted when VDD,

VDDP3 and VEXT voltage above

respective primary reset thresholds

PORST (output driven by PMS)

PORST (input driven by external regulator)

PORST input deasserted by external

regulator when all input voltages have

reached their minimum operational level

V_DD

(internally generated

by EVRC)

1.375 V

1.25 V

VRSTC

Primary Reset Threshold

EVRC_tSTR

0 V

V_DDP3

(internally generated

by EVR33)

3.63 V

3.30 V

VRST33

Primary Reset Threshold

tEVRstartup

(incl. tSTR)

EVR33 is started with a delay after

VLVDRST5 level is reached at VEXT &

VLVDRSTC level is reached at VDDPD

EVR33_tSTR

0 V

tBP (incl. tEVRstartup)

User Code Execution

f_CPU0=100MHz default

on firmware exit

EVRC & EVR33 Ramp-up

Phase

Basic Supply & Clock

Infrastructure

Firmware Execution

Power Ramp-down phase

Startup_Diag_2 v 0.3

Figure 3-3 Single Supply mode (a) - VEXT (5 V) single supply

Data Sheet

454

V 1.2, 2021-03

OPEN MARKET VERSION

电子百科

产品导航

SAK-TC399XP-256F300S BC 参数 Datasheet PDF下载

IC37:专业IC行业平台