欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1531 参数 Datasheet PDF下载

ICS1531图片预览
型号: ICS1531
PDF下载: 下载PDF文件 查看货源
内容描述: 888位MSPS A / D转换器与行同步时钟发生器 [Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator]
分类和应用: 转换器时钟发生器
文件页数/大小: 76 页 / 525 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS1531的Datasheet PDF文件第40页浏览型号ICS1531的Datasheet PDF文件第41页浏览型号ICS1531的Datasheet PDF文件第42页浏览型号ICS1531的Datasheet PDF文件第43页浏览型号ICS1531的Datasheet PDF文件第45页浏览型号ICS1531的Datasheet PDF文件第46页浏览型号ICS1531的Datasheet PDF文件第47页浏览型号ICS1531的Datasheet PDF文件第48页  
ICS1531 Data Sheet - Preliminary  
Chapter 6 Register Set  
6.5.27 Register 2Ah: MCLK-SSOE  
The MCLK-SSOE (MCLK Spread Spectrum Output Enable) Register is used to control the gain of the  
MCLK PFD and spread spectrum. (To select values, see Section 7.3, “Programming Spread Spectrum”.)  
Table 6-27. MCLK-SSOE Register  
Bit  
Bit Name  
Bit Definition  
Ac- Spec.  
cess Func.  
Re-  
set  
2A:7-  
2A:6  
MCLK_SS [1-0]  
MCLK Spread-Spectrum (Gain Select) [1-0].  
0 = The gain is 1.  
R/W  
D-MK  
0
1 = The gain is 2.  
2 = The gain is 4.  
3 = The gain is 8.  
ResSeerveeSde.ction 6.1, “Reserved Bits”.  
This bit can be programmed to ‘0’.  
2A:5  
Reserved  
0
0
2A:4-  
2A:2  
MCLK_PFD [2-0] MCLK Phase/Frequency Detector (Gain Select) [2-0].  
R/W  
D-MK  
These bits determine the gain for the MCLK  
Pha0se=/FTrheequgeanincyisD1e.tector.  
1 = The gain is 2.  
2 = The gain is 4.  
3 = The gain is 8.  
4 = The gain is 16, and so forth.  
2A:1-  
2A:0  
MCLK_OSD  
[1-0]  
MCLK Output Scaler Divider [1-0].  
These bits determine the value for dividing the MCLK output  
scaler.  
R/W  
D-MK  
0
0 = Division is by 1.  
1 = Division is by 2.  
2 = Division is by 4.  
3 = Division is by 8.  
6.5.28 Register 2Bh: MCLK-OE  
The MCLK-OE (MCLK Output Enable) Register is used to enable the MCLK output and spread-spectrum  
functionality. (To select values, see Section 7.3, “Programming Spread Spectrum”.)  
Table 6-28. MCLK-OE Register  
Bit  
Bit Name  
Bit Definition  
Ac- Spec.  
cess Func.  
Re-  
set  
ResSeerveeSde.ction 6.1, “Reserved Bits”.  
These bits can be programmed to ‘0’.  
2B:7-  
2B:2  
Reserved  
0
0
0
2B:1  
2B:0  
MCLK_SSENB  
MCLK_OE  
MCLK Spread-Spectrum Enable.  
R/W  
R/W  
0 = Disable MCLK spread-spectrum functionality.  
1 = Enable MCLK spread-spectrum functionality.  
MCLK Output Enable.  
0 = Disable MCLK output.  
1 = Enable MCLK output.  
ICS1531 Rev N 12/1/99  
December, 1999  
Copyright © 1999, Integrated Circuit Systems, Inc.  
All rights reserved.  
44  
 复制成功!