欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBMN312404CT3B-75H 参数 Datasheet PDF下载

IBMN312404CT3B-75H图片预览
型号: IBMN312404CT3B-75H
PDF下载: 下载PDF文件 查看货源
内容描述: [Synchronous DRAM, 32MX4, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54]
分类和应用: 时钟动态存储器光电二极管内存集成电路
文件页数/大小: 66 页 / 2855 K
品牌: IBM [ IBM ]
 浏览型号IBMN312404CT3B-75H的Datasheet PDF文件第15页浏览型号IBMN312404CT3B-75H的Datasheet PDF文件第16页浏览型号IBMN312404CT3B-75H的Datasheet PDF文件第17页浏览型号IBMN312404CT3B-75H的Datasheet PDF文件第18页浏览型号IBMN312404CT3B-75H的Datasheet PDF文件第20页浏览型号IBMN312404CT3B-75H的Datasheet PDF文件第21页浏览型号IBMN312404CT3B-75H的Datasheet PDF文件第22页浏览型号IBMN312404CT3B-75H的Datasheet PDF文件第23页  
IBMN312164CT3  
IBMN312804CT3  
IBMN312404CT3  
Preliminary  
128Mb Synchronous DRAM - Die Revision B  
Although a Read Command with auto-precharge can not be interrupted by a command to the same bank, it  
can be interrupted by a Read or Write Command to a different bank. If the command is issued before auto-  
precharge begins then the precharge function will begin with the new command. The bank being auto-pre-  
charged may be reactivated after the delay t  
.
RP  
Burst Read with Auto-Precharge Interrupted by Read  
(Burst Length = 4, CAS Latency = 2, 3)  
T5 T6 T7 T8  
T0  
T1  
T2  
T3  
T4  
CK  
READ A  
NOP  
NOP  
NOP  
NOP  
NOP  
NOP  
NOP  
READ B  
DOUT A  
COMMAND  
Auto-Precharge  
t
RP  
CAS latency = 2  
*
tCK2, DQs  
DOUT A  
t
DOUT B  
DOUT B  
DOUT B  
DOUT B  
DOUT B  
0
1
0
1
1
0
2
3
2
RP  
CAS latency = 3  
*
tCK3, DQs  
DOUT A  
DOUT A  
DOUT B  
DOUT B  
DOUT B  
3
0
1
Bank can be reactivated at completion of tRP  
tRP is a function of clock cycle time and speed sort.  
See the Clock Frequency and Latency table.  
.
*
If interrupting a Read Command with auto-precharge with a Write Command, DQM must be used to avoid DQ  
contention.  
Burst Read with Auto-Precharge Interrupted by Write  
(Burst Length = 8, CAS Latency = 2)  
T0  
T1  
T2  
T3  
T4  
T5  
T6  
T7  
T8  
CK  
READ A  
NOP  
NOP  
NOP  
NOP  
NOP  
NOP  
NOP  
WRITE B  
COMMAND  
Auto-Precharge  
t
RP  
*
CAS latency = 2  
t
CK2, DQs  
DOUT A  
DIN B  
0
DIN B  
DIN B  
DIN B  
DIN B  
4
0
1
2
3
DQM  
Bank can be reactivated at completion of tRP  
.
*
tRP is a function of clock cycle time and speed sort..  
See the Clock Frequency and Latency table.  
©IBM Corporation. All rights reserved.  
06K7582.H03335A  
01/01  
Use is further subject to the provisions at the end of this document.  
Page 19 of 66  
 复制成功!