GL9701 PCI ExpressTM to PCI Bridge
6.12 Offset 18h: Primary Bus Number Register
Bits
Type
Default
Description
Primary Bus Number: Used to record the Bus Number of the
logical PCI bus segment to which the primary interface of the
bridge is connected. Configuration software is required to program
the value into this register..
7:0
RW
00h
6.13 Offset 19h: Secondary Bus Number Register
Bits
Type
Default
Description
Secondary Bus Number: Used to record the Bus Number of the
PCI bus segment to which the secondary interface of the bridge is
connected. Configuration software programs the value in this
register.
7:0
RW
00h
6.14 Offset 1ah: Subordinate Bus Number Register
Bits
Type
Default
Description
Subordinate Bus Number: Used to record the Bus Number of the
highest numbered PCI bus segment which is downstream of (or
subordinate to) the bridge. Configuration software programs the
value in this register.
7:0
RW
00h
6.15 Offset 1bh: Secondary Latency Timer Register
Bits
Type
Default
Description
Secondary Latency Timer: This register specifies, in units of PCI
bus clocks, the value of the Latency Timer for the secondary
interface GL9701.
7:0
RW
00h
6.16 Offset 1ch: IO Base and IO Limit Register
Bits
Type
Default
Description
I/O Base Addressing Capability: Each of these bits is hard-wired
3:0
RO
0h
©2000-2006 Genesys Logic Inc. - All rights reserved.
Page 39
GENESYS [ GENESYS LOGIC ]
