欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC908MR32CFUE 参数 Datasheet PDF下载

MC908MR32CFUE图片预览
型号: MC908MR32CFUE
PDF下载: 下载PDF文件 查看货源
内容描述: [MC908MR32CFUE ]
分类和应用:
文件页数/大小: 308 页 / 4411 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC908MR32CFUE的Datasheet PDF文件第159页浏览型号MC908MR32CFUE的Datasheet PDF文件第160页浏览型号MC908MR32CFUE的Datasheet PDF文件第161页浏览型号MC908MR32CFUE的Datasheet PDF文件第162页浏览型号MC908MR32CFUE的Datasheet PDF文件第164页浏览型号MC908MR32CFUE的Datasheet PDF文件第165页浏览型号MC908MR32CFUE的Datasheet PDF文件第166页浏览型号MC908MR32CFUE的Datasheet PDF文件第167页  
Pulse-Width Modulator for Motor Control (PWMMC)  
Control Logic Block  
FINT4 — Fault 4 Interrupt Enable Bit  
This read/write bit allows the CPU interrupt caused by faults on fault pin 4 to be  
enabled. The fault protection circuitry is independent of this bit and will always  
be active. If a fault is detected, the PWM pins will still be disabled according to  
the disable mapping register.  
1 = Fault pin 4 will cause CPU interrupts.  
0 = Fault pin 4 will not cause CPU interrupts.  
FMODE4 Fault Mode Selection for Fault Pin 4 Bit  
(automatic versus manual mode)  
This read/write bit allows the user to select between automatic and manual  
mode faults. For further descriptions of each mode, see 12.6 Fault Protection.  
1 = Automatic mode  
0 = Manual mode  
FINT3 — Fault 3 Interrupt Enable Bit  
This read/write bit allows the CPU interrupt caused by faults on fault pin 3 to be  
enabled. The fault protection circuitry is independent of this bit and will always  
be active. If a fault is detected, the PWM pins will still be disabled according to  
the disable mapping register.  
1 = Fault pin 3 will cause CPU interrupts.  
0 = Fault pin 3 will not cause CPU interrupts.  
FMODE3 Fault Mode Selection for Fault Pin 3 Bit  
(automatic versus manual mode)  
This read/write bit allows the user to select between automatic and manual  
mode faults. For further descriptions of each mode, see 12.6 Fault Protection.  
1 = Automatic mode  
0 = Manual mode  
FINT2 — Fault 2 Interrupt Enable Bit  
This read/write bit allows the CPU interrupt caused by faults on fault pin 2 to be  
enabled. The fault protection circuitry is independent of this bit and will always  
be active. If a fault is detected, the PWM pins will still be disabled according to  
the disable mapping register.  
1 = Fault pin 2 will cause CPU interrupts.  
0 = Fault pin 2 will not cause CPU interrupts.  
FMODE2 Fault Mode Selection for Fault Pin 2 Bit  
(automatic versus manual mode)  
This read/write bit allows the user to select between automatic and manual  
mode faults. For further descriptions of each mode, see 12.6 Fault Protection.  
1 = Automatic mode  
0 = Manual mode  
MC68HC908MR32 • MC68HC908MR16 — Rev. 6.0  
MOTOROLA Pulse-Width Modulator for Motor Control (PWMMC)  
Data Sheet  
163  
 复制成功!