欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HC11P1CFN3 参数 Datasheet PDF下载

MC68HC11P1CFN3图片预览
型号: MC68HC11P1CFN3
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 268 页 / 2323 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC68HC11P1CFN3的Datasheet PDF文件第178页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第179页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第180页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第181页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第183页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第184页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第185页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第186页  
Freescale Semiconductor, Inc.  
Analog-to-Digital Converter  
SCAN — Continuous scan control  
1 = A/D conversions take place continuously.  
0 = Each of the four conversions is performed only once.  
When this control bit is clear, the four requested conversions are  
performed once to fill the four result registers. When this control bit is  
set, conversions continue in a round-robin fashion with the result  
registers updated as data becomes available.  
MULT — Multiple-channel/single-channel control  
1 = Each A/D channel has a result register allocated to it.  
0 = Four consecutive conversions from the same A/D channel are  
stored in the results registers.  
When this bit is clear, the A/D converter system is configured to  
perform four consecutive conversions on the single channel specified  
by the four channel select bits CD–CA (bits 3–0 of the ADCTL  
register). When this bit is set, the A/D system is configured to perform  
a conversion on each of four channels where each result register  
corresponds to one channel.  
NOTE: When the multiple-channel continuous scan mode is used, extra care is  
needed in the design of circuitry driving the A/D inputs. The charge on  
the capacitive DAC array before the sample time is related to the voltage  
on the previously converted channel. A charge share situation exists  
between the internal DAC capacitance and the external circuit  
capacitance. Although the amount of charge involved is small, the rate  
at which it is repeated is every 64 µs for an E clock of 2 MHz. The RC  
charging rate of the external circuit must be balanced against this charge  
sharing effect to avoid errors in accuracy. Refer to the M68HC11  
Reference Manual (M68HC11RM/AD) for further information.  
CD–CA — Channel selects D–A  
When a multiple channel mode is selected (MULT = 1), the two least  
significant channel select bits (CB and CA) have no meaning and the  
CD and CC bits specify which group of four channels is to be  
converted.  
Technical Data  
MC68HC11P2 — Rev 1.0  
Analog-to-Digital Converter  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!