欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HC11P1CFN3 参数 Datasheet PDF下载

MC68HC11P1CFN3图片预览
型号: MC68HC11P1CFN3
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 268 页 / 2323 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC68HC11P1CFN3的Datasheet PDF文件第138页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第139页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第140页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第141页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第143页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第144页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第145页浏览型号MC68HC11P1CFN3的Datasheet PDF文件第146页  
Freescale Semiconductor, Inc.  
Timing System  
8.4 Input capture  
The input capture function records the time an external event occurs by  
latching the value of the free-running counter when a selected edge is  
detected at the associated timer input pin. Software can store latched  
values and use them to compute the periodicity and duration of events.  
For example, by storing the times of successive edges of an incoming  
signal, software can determine the period and pulse width of a signal. To  
measure period, two successive edges of the same polarity are  
captured. To measure pulse width, two alternate polarity edges are  
captured.  
In most cases, input capture edges are asynchronous with respect to the  
internal timer counter, which is clocked relative to an internal clock  
(PH2). These asynchronous capture requests are synchronized with  
PH2 so that latching occurs on the opposite half cycle of PH2 from when  
the timer counter is being incremented. This synchronization process  
introduces a delay from when the edge occurs to when the counter value  
is detected. Because these delays cancel out when the time between  
two edges is being measured, the delay can be ignored. When an input  
capture is being used with an output compare, there is a similar delay  
between the actual compare point and when the output pin changes  
state.  
The control and status bits that implement the input capture functions  
are contained in the PACTL, TCTL2, TMSK1, and TFLG1 registers.  
To configure port A bit 3 as an input capture, clear the DDA3 bit of the  
DDRA register. Note that this bit is cleared out of reset. To enable PA3  
as the fourth input capture, set the I4/O5 bit in the PACTL register.  
Otherwise, PA3 is configured as a fifth output compare out of reset, with  
bit I4/O5 being cleared. If the DDA3 bit is set (configuring PA3 as an  
output), and IC4 is enabled, then writes to PA3 cause edges on the pin  
to result in input captures. Writing to TI4/O5 has no effect when the  
TI4/O5 register is acting as IC4.  
Technical Data  
MC68HC11P2 — Rev 1.0  
Timing System  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!