欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第127页浏览型号AN1063D的Datasheet PDF文件第128页浏览型号AN1063D的Datasheet PDF文件第129页浏览型号AN1063D的Datasheet PDF文件第130页浏览型号AN1063D的Datasheet PDF文件第132页浏览型号AN1063D的Datasheet PDF文件第133页浏览型号AN1063D的Datasheet PDF文件第134页浏览型号AN1063D的Datasheet PDF文件第135页  
Freescale Semiconductor, Inc.  
4.3.5.2 PORT A PIN ASSIGNMENT REGISTER 2 (PPARA2). PPARA2 selects between  
an address and IACKfunction for the port A pins. Any set bit defines the corresponding  
pin to be an IACKoutput pin. Any cleared bit defines the corresponding pin to be an  
address bit as defined in the register diagram. Any set bits in PPARA1 override the  
configuration set in PPARA2. Bit 0 has no function in this register because there is no  
level 0 interrupt. This register can be read or written at any time.  
PPARA2  
$017  
7
6
5
4
3
2
1
0
IACK7 IACK6 IACK5 IACK4 IACK3 IACK2 IACK1  
0
(A31)  
(A30)  
0
(A29)  
0
(A28)  
0
(A27)  
0
(A26)  
(A25)  
RESET:  
0
0
0
0
Supervisor Only  
The IACKsignals are asserted if a bit in PPARA2 is set and the CPU32 services an  
external interrupt at the corresponding level. IACKsignals have the same timing as  
address strobes.  
NOTE:  
Upon reset, port A is configured as an input port.  
4.3.5.3 PORT A DATA DIRECTION REGISTER (DDRA). DDRA controls the direction of  
the pin drivers when the pins are configured as I/O. Any set bit configures the  
corresponding pin as an output. Any cleared bit configures the corresponding pin as an  
input. This register affects only pins configured as discrete I/O. This register can be read  
or written at any time.  
DDRA  
$013  
0
7
6
5
4
3
2
1
DD7  
DD6  
DD5  
DD4  
DD3  
DD2  
DD1  
DD0  
RESET:  
0
0
0
0
0
0
0
0
Supervisor/User  
4.3.5.4 PORT A DATA REGISTER (PORTA). PORTA affects only pins configured as  
discrete I/O. A write to PORTA is stored in the internal data latch, and if any port A pin is  
configured as an output, the value stored for that bit is driven on the pin. A read of PORTA  
returns the value at the pin only if the pin is configured as discrete input. Otherwise, the  
value read is the value stored in the internal data latch. This register can be read or written  
at any time.  
PORTA  
$011  
7
6
5
4
3
2
1
0
P7  
P6  
P5  
P4  
P3  
P2  
P1  
P0  
RESET:  
U
U
U
U
U
U
U
U
Supervisor/User  
4- 34  
MC68340 USER’S MANUAL  
MOTOROLA  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!