Freescale Semiconductor, Inc.
GENERAL RELEASE SPECIFICATION
11.2.2 Serial Data Input (SDI)
8
2
The SDI pin becomes an input as soon as the SIOP subsystem is enabled. New
data is presented to the SDI pin on the falling edge of SCK. Valid data must be
present at least 100 nanoseconds before the rising edge of SCK and remain valid
for 100 nanoseconds after the rising edge of SCK. See Figure 11-2.
3
11.2.3 Serial Data Output (SDO)
4
The SDO pin becomes an output as soon as the SIOP subsystem is enabled. Prior
to enabling the SIOP, PB5 can be initialized to determine the beginning state.
While the SIOP is enabled, PB5 cannot be used as a standard output since that pin
is connected to the last stage of the SIOP serial shift register. The data can be
transmitted in either MSB first format or the LSB format by programming the
MOR1.
5
6
7
On the first falling edge of SCK, the first data bit will be shifted out to the SDO pin.
The remaining data bits will be shifted out to the SDI pin on subsequent falling
edges of SCK. The SDO pin will present valid data at least 100 nanoseconds
before the rising edge of the SCK and remain valid for 100 nanoseconds after the
rising edge of SCK. See Figure 11-2.
8
9
10
11
12
13
14
A
11.3 SIOP Registers
The SIOP is programmed and controlled by the SIOP control register (SCR)
located at address $000A, the SIOP status register (SSR) located at address
$000B, and the SIOP data register (SDR) located at address $000C.
16
17
18
19
20
SERIAL INPUT/OUTPUT PORT
Rev. 1.0
For More Information On This Product,
Go to: www.freescale.com