欢迎访问ic37.com |
会员登录 免费注册
发布采购

EMD3D256M08G1-150CBS1 参数 Datasheet PDF下载

EMD3D256M08G1-150CBS1图片预览
型号: EMD3D256M08G1-150CBS1
PDF下载: 下载PDF文件 查看货源
内容描述: [256Mb ST-DDR3 Spin-transfer Torque MRAM]
分类和应用: 双倍数据速率
文件页数/大小: 38 页 / 2405 K
品牌: EVERSPIN [ Everspin Technologies ]
 浏览型号EMD3D256M08G1-150CBS1的Datasheet PDF文件第20页浏览型号EMD3D256M08G1-150CBS1的Datasheet PDF文件第21页浏览型号EMD3D256M08G1-150CBS1的Datasheet PDF文件第22页浏览型号EMD3D256M08G1-150CBS1的Datasheet PDF文件第23页浏览型号EMD3D256M08G1-150CBS1的Datasheet PDF文件第25页浏览型号EMD3D256M08G1-150CBS1的Datasheet PDF文件第26页浏览型号EMD3D256M08G1-150CBS1的Datasheet PDF文件第27页浏览型号EMD3D256M08G1-150CBS1的Datasheet PDF文件第28页  
EMD3D256M08BS1  
EMD3D256M16BS1  
FUNCTIONAL PARAMETERS  
Functional  
Parameter  
Level  
Description  
It is expected that bit fails will be soft and distributed through-  
out the address space so the system ECC built into your control-  
ler should correct them. BER is after maximum page cycles, or at  
the end of the endurance life.  
Bit Error Rate (BER)  
Limit to End of Life  
-8  
6.3 x 10  
A cycle is defined as a page access. After this number of cycles,  
the bit error rate may start to increase above the BER limit. Sys-  
tem level ECC is recommended.  
10  
Cycle Endurance  
Data Retention  
1 x10  
The data retention time starts from the last read or write cycle  
and does not differ between powered up and powered down  
conditions.  
TOPER = 70°C,  
3 months  
EMD3D256M08BS1/16BS1 Revision 1.3 10/2018  
Copyright © 2018 Everspin Technologies  
24  
 复制成功!