欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDD1208ALTA-7A 参数 Datasheet PDF下载

EDD1208ALTA-7A图片预览
型号: EDD1208ALTA-7A
PDF下载: 下载PDF文件 查看货源
内容描述: 128 M位同步DRAM是双倍数据速率( 4 -银行, SSTL_2 ) [128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)]
分类和应用: 存储内存集成电路光电二极管动态存储器双倍数据速率时钟
文件页数/大小: 78 页 / 1650 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDD1208ALTA-7A的Datasheet PDF文件第31页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第32页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第33页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第34页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第36页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第37页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第38页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第39页  
EDD1204ALTA, EDD1208ALTA, EDD1216ALTA  
12.2 Terminating a Burst Read Cycle by Precharge Command  
During a burst read cycle without auto precharge, the burst read operation is terminated by a precharge command of  
the same banks. When the precharge command is issued at the rising edge of the clock (CLK), the burst read  
operation is terminated and the data bus goes to high impedance after the /CAS latency from the precharge  
command. The precharge command can be issued after tRAS (MIN.) is satisfied.  
Burst length = Full page  
T0  
T1  
T2  
T3  
T4  
T5  
CLK  
/CLK  
CKE  
/CAS latency = 2  
Command  
READ  
PRE  
Hi-Z  
DQ  
Q1  
Q2  
Q3  
Q4  
/CAS latency = 2.5  
READ  
Command  
PRE  
Hi-Z  
DQ  
Q1  
Q2  
Q3  
Q4  
(When tRAS is satisfied)  
35  
Preliminary Data Sheet E0136E30  
 复制成功!