EDD1204ALTA, EDD1208ALTA, EDD1216ALTA
11.3 Write to Read Command Interval
The burst write operation can be interrupted by read command of any bank. The data bus must be high impedance
at least 1 cycle prior to the first output data.
The minimum time interval between the rising clock edge after the last input data and the read command is tWTR.
When the read command is issued, the invalid data from the burst write cycle must be masked by DM.
T6
T0
T1
T2
T3
T4
T5
t
WTR
CLK
/CLK
CKE
/CAS latency = 2
Command
WRITE A
READ B
Hi-Z
Hi-Z
DQS
DQ
DA1
DA2
QB1
QB2
QB3
QB4
DM
/CAS latency = 2.5
Command
WRITE A
READ B
Hi-Z
Hi-Z
DQS
DQ
DA1
DA2
QB3
QB1
QB2
DM
DQ and DQS : Input
DQ and DQS : Output
32
Preliminary Data Sheet E0136E30