EDD1204ALTA, EDD1208ALTA, EDD1216ALTA
12. Burst Termination
12.1 Burst Stop Command in Read Cycle
During a burst read cycle, when the burst stop command is issued at the rising edge of the clock (CLK), the burst
read data are terminated and the data bus goes to high impedance after the /CAS latency from the burst stop
command.
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T4
Burst length = 8
T5
T0
T1
T2
T3
CLK
/CLK
CKE
/CAS latency = 2
Command
READ
BST
Hi-Z
DQ
Q1
Q2
Q3
Q4
/CAS latency = 2.5
READ
Command
BST
Hi-Z
DQ
Q1
Q2
Q3
Q4
(When tRAS is satisfied)
Remark BST means Burst Stop command
34
Preliminary Data Sheet E0136E30