欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDD1208ALTA-7A 参数 Datasheet PDF下载

EDD1208ALTA-7A图片预览
型号: EDD1208ALTA-7A
PDF下载: 下载PDF文件 查看货源
内容描述: 128 M位同步DRAM是双倍数据速率( 4 -银行, SSTL_2 ) [128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)]
分类和应用: 存储内存集成电路光电二极管动态存储器双倍数据速率时钟
文件页数/大小: 78 页 / 1650 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDD1208ALTA-7A的Datasheet PDF文件第26页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第27页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第28页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第29页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第31页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第32页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第33页浏览型号EDD1208ALTA-7A的Datasheet PDF文件第34页  
EDD1204ALTA, EDD1208ALTA, EDD1216ALTA  
11. Read/Write Command Interval  
11.1 Read to Read Command Interval  
During a read cycle, when new read command is issued, it will be effective after /CAS latency, even if the previous  
read operation is not completed. READ will be interrupted by another READ.  
The interval between commands is minimum 1 cycle. Each read command can be issued in every clock without any  
restriction.  
Burst length = 4  
T0  
T1  
T2  
T3  
T4  
T5  
T6  
1 cycle  
CLK  
/CLK  
CKE  
/CAS latency = 2  
Command  
READ A  
READ B  
Hi-Z  
DQ  
QA1  
QA2  
QB1  
QB2  
QB3  
QB4  
/CAS latency = 2.5  
Command  
READ A  
READ B  
Hi-Z  
DQ  
QA1  
QA2  
QB1  
QB2  
QB3  
QB4  
30  
Preliminary Data Sheet E0136E30  
 复制成功!