欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C27443-24PVXIT 参数 Datasheet PDF下载

CY8C27443-24PVXIT图片预览
型号: CY8C27443-24PVXIT
PDF下载: 下载PDF文件 查看货源
内容描述: PSoC混合信号阵列 [PSoC Mixed Signal Array]
分类和应用:
文件页数/大小: 44 页 / 543 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第21页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第22页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第23页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第24页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第26页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第27页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第28页浏览型号CY8C27443-24PVXIT的Datasheet PDF文件第29页  
CY8C27x43 Final Data Sheet  
3. Electrical Specifications  
Table 3-13. Silicon Revision A – 3.3V DC Analog Reference Specifications  
Symbol  
BG  
Description  
Bandgap Voltage Reference  
Min  
Typ  
Max  
Units  
1.274  
1.30  
1.326  
V
V
AGND = Vdd/2a  
Vdd/2 - 0.027  
Vdd/2 - 0.003  
Vdd/2 + 0.002  
AGND = 2 x BandGapa  
Not Allowed  
P2[4] - 0.008  
BG - 0.009  
AGND = P2[4] (P2[4] = Vdd/2)  
P2[4] + 0.001  
BG  
P2[4] + 0.009  
BG + 0.009  
V
V
AGND = BandGapa  
AGND = 1.6 x BandGapa  
1.6 x BG - 0.018  
-0.034  
1.6 x BG  
0.000  
1.6 x BG + 0.018  
0.034  
V
AGND Block to Block Variation (AGND = Vdd/2)a  
RefHi = Vdd/2 + BandGap  
mV  
Not Allowed  
RefHi = 3 x BandGap  
Not Allowed  
RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)  
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)  
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)  
RefHi = 3.2 x BandGap  
Not Allowed  
Not Allowed  
P2[4] + P2[6] - 0.075  
Not Allowed  
P2[4] + P2[6] - 0.009  
P2[4] + P2[6] + 0.057  
V
RefLo = Vdd/2 - BandGap  
Not Allowed  
RefLo = BandGap  
Not Allowed  
RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)  
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)  
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)  
Not Allowed  
Not Allowed  
P2[4] - P2[6] - 0.048  
P2[4] - P2[6] + 0.022  
P2[4] - P2[6] + 0.092  
V
a. AGND tolerance includes the offsets of the local buffer in the PSoC block.  
Note See Application Note AN2012 Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation” for information on trimming for operation at 3.3V.  
Table 3-14. Silicon Revision B – 3.3V DC Analog Reference Specifications  
Symbol  
BG  
Description  
Bandgap Voltage Reference  
Min  
Typ  
Max  
Units  
1.28  
1.30  
1.32  
V
V
AGND = Vdd/2a  
Vdd/2 - 0.027  
Not Allowed  
Vdd/2  
Vdd/2 + 0.005  
AGND = 2 x BandGapa  
AGND = P2[4] (P2[4] = Vdd/2)  
P2[4] - 0.008  
BG - 0.009  
P2[4]  
BG  
P2[4] + 0.009  
BG + 0.009  
V
V
AGND = BandGapa  
AGND = 1.6 x BandGapa  
1.6 x BG - 0.018  
-0.034  
1.6 x BG  
0.000  
1.6 x BG + 0.018  
0.034  
V
AGND Block to Block Variation (AGND = Vdd/2)a  
RefHi = Vdd/2 + BandGap  
mV  
Not Allowed  
RefHi = 3 x BandGap  
Not Allowed  
RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)  
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)  
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)  
RefHi = 3.2 x BandGap  
Not Allowed  
Not Allowed  
P2[4] + P2[6] - 0.06  
Not Allowed  
P2[4] + P2[6] - 0.01  
P2[4] + P2[6] + 0.057  
V
V
RefLo = Vdd/2 - BandGap  
Not Allowed  
RefLo = BandGap  
Not Allowed  
RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)  
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)  
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)  
Not Allowed  
Not Allowed  
P2[4] - P2[6] - 0.048  
P2[4] - P2[6] + 0.01  
P2[4] - P2[6] + 0.048  
a. AGND tolerance includes the offsets of the local buffer in the PSoC block.  
Note See Application Note AN2012 Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation” for information on trimming for operation at 3.3V.  
August 3, 2004  
Document No. 38-12012 Rev. *I  
25  
 复制成功!