PCM1804
SLES022A – DECEMBER 2001
PRINCIPLES OF OPERATION
Table 2. Oversampling Ratio in Slave Mode
OSR2
Low
OSR1
Low
OSR0
Low
OVERSAMPLING RATIO
Single rate (× 128 f )
SYSTEM CLOCK RATE
Automatically detected
S
Low
Low
High
Low
Dual rate (× 64 f )
Automatically detected
S
Low
High
High
Low
Quad rate (× 32 f )
Automatically detected
S
Low
High
Low
Reserved
Reserved
Reserved
Reserved
Reserved
–
–
–
–
–
High
High
High
High
Low
High
Low
High
High
High
Table 3. Sampling Frequency and System Clock Frequency
SYSTEM CLOCK FREQUENCY (MHz)
OVERSAMPLING RATIO
SAMPLING FREQUENCY
{
128 f
—
192 f
—
256 f
384 f
512 f
768 f
S
S
S
S
S
S
32 kHz
44.1 kHz
48 kHz
8.192
12.288
16.9344
18.432
33.8688
36.864
—
16.384
22.5792
24.576
—
24.576
33.8688
36.864
—
—
—
11.2896
12.288
22.5792
24.576
Single rate (see Note 10)
—
—
88.2 kHz
96 kHz
—
—
Dual rate (see Note 11)
Quad rate (see Note 12)
—
—
—
—
176.4 kHz
192 kHz
44.1 kHz
22.5792
24.576
33.8688
36.864
—
—
—
—
—
—
DSD mode (see Note 11)
Only master mode
16.9344 for 384 f , 11.2896 for 256 f
S S
†
NOTES: 10. Modulator is running at 128 f
S
11. Modulator is running at 64 f
12. Modulator is running at 32 f
S
S
4.4 V / 2.2 V
V / V
CC DD
4 V / 2 V
3.6 V / 1.8 V
Reset
Reset Removal
Internal Reset
System Clock
1024 System Clock + 1/f (max)
S
Figure 33. Internal Power-On Reset Timing
19
www.ti.com
BB [ BURR-BROWN CORPORATION ]
