欢迎访问ic37.com |
会员登录 免费注册
发布采购

A3525BC21O22TRA 参数 Datasheet PDF下载

A3525BC21O22TRA图片预览
型号: A3525BC21O22TRA
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的音频处理器系统 [Advanced Audio Processor System]
分类和应用:
文件页数/大小: 194 页 / 3286 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号A3525BC21O22TRA的Datasheet PDF文件第89页浏览型号A3525BC21O22TRA的Datasheet PDF文件第90页浏览型号A3525BC21O22TRA的Datasheet PDF文件第91页浏览型号A3525BC21O22TRA的Datasheet PDF文件第92页浏览型号A3525BC21O22TRA的Datasheet PDF文件第94页浏览型号A3525BC21O22TRA的Datasheet PDF文件第95页浏览型号A3525BC21O22TRA的Datasheet PDF文件第96页浏览型号A3525BC21O22TRA的Datasheet PDF文件第97页  
AS3525-A/-B C22O22  
Data Sheet, Confidential  
7.3.13 UART – Universal Asynchronous Receiver/Transmitter  
The UART is a Universal Asynchronous Receiver Transmitter compatible to industry standard 16550 with APB slave interface. This UART provides  
FIFO based transmitter-receiver pair with programmable Baud-rate, character widths and parity encoding. Status and error information is also  
provided by the design. Maximum baud rate supported by this UART is 1Mbps for input clock of 16MHz.  
Features  
Compliance to Industry Standard 16550 UART.  
APB slave interface.  
Separate 16x8 Transmit and 16x11 Receive FIFOs.  
Programmable FIFO disabling for 1-byte depth.  
Programmable Baud rate Generator.  
Independent masking for transmit, receive and Error interrupts.  
False Start bit detection.  
Line Break generation and detection.  
Fully programmable serial interface characteristics:  
Supports 5,6,7 and 8 bits.  
even, odd, stick and no parity generation and detection.  
1, 11/2 and 2 stop bits.  
Figure 39 UART Block Diagram  
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.  
www.austriamicrosystems.com Revision 1.13  
93 - 194  
 复制成功!