AS3525-A/-B C22O22
Data Sheet, Confidential
7.3.12.1 DBOP register definitions
Table 67 DBOP Registers
Register Name
DBOP_TIMPOL_01
Base Address
Offset
0x00
Note
Timing and polarity for control 0 and 1
Timing and polarity for control 1 and 2
Control Register
AS3525_DBOP_BASE
AS3525_DBOP_BASE
AS3525_DBOP_BASE
AS3525_DBOP_BASE
AS3525_DBOP_BASE
AS3525_DBOP_BASE
DBOP_TIMPOL_23
DBOP_CTRL_REG
DBOP_STAT_REG
DBOP_DOUT_REG
DBOP_DIN_REG
0x04
0x08
0x0C
0x10
Status Register
Data output register
0x14
Data input register
Timing & Polarity Control register TPC01
This register contains all information necessary for definition of control signals C0 and C1.
Table 68 DBOP control registers C0 and C1
Register
bits
Name
type
function
polarity 1
default
value
31
c1_p0
r/w
0
30
29
28:24
23:19
18
17
16
15
14
c1_p1
c1_p2
c1_t1
c1_t2
c1_ev
c1_od
c1_qs
c0_p0
c0_p1
c0_p2
c0_t1
c0_t2
c0_ev
c0_od
c0_qs
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
polarity 2
polarity 3
Time 1
1
0
0xA
0x14
1
1
0
0
1
0
0xA
0x14
1
1
0
Time 2
even enable
odd enable
quiescent state
polarity 1
polarity 2
polarity 3
Time 1
13
12:8
7:3
2
1
0
Time 2
even enable
odd enable
quiescent state
Timing & Polarity Control register TPC23
This register contains all information necessary for definition of control signals C2 and C3.
Table 69 DBOP control registers C2 and C3
Register
bits
Name
type
function
polarity 1
polarity 2
polarity 3
Time 1
default
value
31
30
29
28:24
23:19
18
17
16
15
14
13
12:8
7:3
2
c3_p0
r/w
0
1
0
c3_p1
c3_p2
c3_t1
c3_t2
c3_ev
c3_od
c3_qs
c2_p0
c2_p1
c2_p2
c2_t1
c2_t2
c2_ev
c2_od
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
r/w
0xA
0x14
Time 2
even enable
odd enable
quiescent state
polarity 1
polarity 2
polarity 3
Time 1
Time 2
even enable
odd enable
1
1
0
0
1
0
0xA
0x14
1
1
1
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com Revision 1.13
84 - 194
AMSCO [ AMS(艾迈斯) ]
