欢迎访问ic37.com |
会员登录 免费注册
发布采购

A3525BC21O22TRA 参数 Datasheet PDF下载

A3525BC21O22TRA图片预览
型号: A3525BC21O22TRA
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的音频处理器系统 [Advanced Audio Processor System]
分类和应用:
文件页数/大小: 194 页 / 3286 K
品牌: AMSCO [ AMS(艾迈斯) ]
 浏览型号A3525BC21O22TRA的Datasheet PDF文件第62页浏览型号A3525BC21O22TRA的Datasheet PDF文件第63页浏览型号A3525BC21O22TRA的Datasheet PDF文件第64页浏览型号A3525BC21O22TRA的Datasheet PDF文件第65页浏览型号A3525BC21O22TRA的Datasheet PDF文件第67页浏览型号A3525BC21O22TRA的Datasheet PDF文件第68页浏览型号A3525BC21O22TRA的Datasheet PDF文件第69页浏览型号A3525BC21O22TRA的Datasheet PDF文件第70页  
AS3525-A/-B C22O22  
Data Sheet, Confidential  
7.3.10 I2SOUT - I2S output interface  
The I2S output interface module (called I2SOUTIF module hereafter) is used to connect the processor system to an audio DAC. The  
communication is based on the standardized I2S interface. The audio samples are transferred from the processor to the I2SOUTIF module using  
the AMBA APB bus. A FIFO for 128 dual-channel audio samples is provided as a data buffer. Furthermore, the module provides a set of data,  
control and status registers.  
The I2SOUTIF provides the following features:  
two independent clock domains: AMBA APB clock PCLK, I2S output clock i2so_mclk  
FIFO (128 words with 36 bit) separating clock domains  
support of 16 and 18 bit audio samples  
clock generator for I2S clocks (LCLK, I2SO_SCLK)  
support of several oversampling rates: 128x, 256x, 512x  
interrupt support for FIFO data write  
DMA support for FIFO data transfer  
For data output, following modes are implemented:  
two 18 bit audio samples, one for each channel (R,L). The values are written to I2SO_DATA.  
two 16 bit audio samples, one for each channel (R,L). Both values are written to the 32-bit wide I2SO_DATA register at the  
same time. This mode is highly efficient for 32-bit processor architectures.  
one 18 bit mono audio sample; the sample is used for both channels (R and L). The value is written to the I2SO_DATA.  
one 16 bit mono audio sample; the sample is used for both channels (R and L). The value is written to the I2SO_DATA.  
Figure 28 I2SO Block Diagram  
7.3.10.1 I2S Output Interface Registers  
Table 49 I2S Output Interface Registers  
Register Name  
I2SOUT_CONTROL  
I2SOUT_MASK  
Base Address  
AS3525_I2SOUT_BASE  
AS3525_I2SOUT_BASE  
AS3525_I2SOUT_BASE  
AS3525_I2SOUT_BASE  
AS3525_I2SOUT_BASE  
AS3525_I2SOUT_BASE  
Offset  
0x0000  
0x0004  
0x0008  
0x000C  
0x0010  
0x0014  
Note  
Control register  
Interrupt mask register  
Raw status register  
Status register  
I2SOUT_RAW_STATUS  
I2SOUT_STATUS  
I2SOUT_CLEAR  
Interrupt clear register  
Audio data register  
I2SOUT_DATA  
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.  
www.austriamicrosystems.com Revision 1.13  
66 - 194  
 复制成功!