欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX50DF780C6 参数 Datasheet PDF下载

EP1AGX50DF780C6图片预览
型号: EP1AGX50DF780C6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 50160 CLBs, 640MHz, PBGA780, 29 X 29 MM, 1 MM PITCH, FBGA-780]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 296 页 / 3505 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX50DF780C6的Datasheet PDF文件第114页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第115页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第116页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第117页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第119页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第120页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第121页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第122页  
I/O Structure  
Figure 2–74. Input Timing Diagram in DDR Mode  
Data at  
input pin  
B0  
A0 B1 A1 B2 A2 B3 A3 B4  
CLK  
A0  
B0  
A1  
B1  
A2  
B2  
A3  
B3  
Input To  
Logic Array  
When using the IOE for DDR outputs, the two output registers are  
configured to clock two data paths from ALMs on rising clock edges.  
These output registers are multiplexed by the clock to drive the output  
pin at a ×2 rate. One output register clocks the first bit out on the clock  
high time, while the other output register clocks the second bit out on the  
clock low time. Figure 2–75 shows the IOE configured for DDR output.  
Figure 2–76 shows the DDR output timing diagram.  
2–110  
Arria GX Device Handbook, Volume 1  
Altera Corporation  
May 2008  
 复制成功!