欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX50DF780C6 参数 Datasheet PDF下载

EP1AGX50DF780C6图片预览
型号: EP1AGX50DF780C6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 50160 CLBs, 640MHz, PBGA780, 29 X 29 MM, 1 MM PITCH, FBGA-780]
分类和应用: 现场可编程门阵列可编程逻辑LTE时钟
文件页数/大小: 296 页 / 3505 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX50DF780C6的Datasheet PDF文件第106页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第107页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第108页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第109页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第111页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第112页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第113页浏览型号EP1AGX50DF780C6的Datasheet PDF文件第114页  
I/O Structure  
Figure 2–67. Arria GX IOE Structure  
Logic Array  
OE Register  
D
Q
OE  
OE Register  
D
Q
Output Register  
D
Q
Output A  
Output B  
CLK  
Output Register  
D
Q
Input Register  
D
Q
Input A  
Input B  
Input Latch  
Input Register  
D
Q
D
Q
ENA  
The IOEs are located in I/O blocks around the periphery of the Arria GX  
device. There are up to four IOEs per row I/O block and four IOEs per  
column I/O block. Row I/O blocks drive row, column, or direct link  
interconnects. Column I/O blocks drive column interconnects.  
2–102  
Arria GX Device Handbook, Volume 1  
Altera Corporation  
May 2008  
 复制成功!