欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADV7393BCPZ-REEL 参数 Datasheet PDF下载

ADV7393BCPZ-REEL图片预览
型号: ADV7393BCPZ-REEL
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗,芯片级,10位标清/高清视频编码器 [Low Power, Chip Scale 10-Bit SD/HD Video Encoder]
分类和应用: 编码器
文件页数/大小: 96 页 / 2253 K
品牌: ADI [ ADI ]
 浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第4页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第5页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第6页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第7页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第9页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第10页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第11页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第12页  
ADV7390/ADV7391/ADV7392/ADV7393  
VIDEO PERFORMANCE SPECIFICATIONS  
Table 8.  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
STATIC PERFORMANCE  
Resolution  
10  
Bits  
Integral Nonlinearity (INL)1  
Differential Nonlinearity (DNL)1, 2  
STANDARD DEFINTION (SD) MODE  
Luminance Nonlinearity  
Differential Gain  
RSET = 510 Ω, RL = 37.5 Ω  
RSET = 510 Ω, RL = 37.5 Ω  
0.5  
0.5  
LSBs  
LSBs  
0.5  
0.5  
0.6  
58  
%
%
Degrees  
dB  
NTSC  
NTSC  
Luma ramp  
Differential Phase  
Signal-to-Noise Ratio (SNR)3  
Flat field full bandwidth  
75  
dB  
ENHANCED DEFINITION (ED) MODE  
Luma Bandwidth  
Chroma Bandwidth  
12.5  
5.8  
MHz  
MHz  
HIGH DEFINITION (HD) MODE  
Luma Bandwidth  
Chroma Bandwidth  
30.0  
13.75  
MHz  
MHz  
1 Measured on DAC 1, DAC 2, and DAC 3.  
2 Differential nonlinearity (DNL) measures the deviation of the actual DAC output voltage step from the ideal. For +ve DNL, the actual step value lies above the ideal  
step value. For −ve DNL, the actual step value lies below the ideal step value.  
3 Measured on the ADV7392/ADV7393 operating in 10-bit input mode.  
POWER SPECIFICATIONS  
Table 9.  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
NORMAL POWER MODE1, 2  
3
IDD  
SD (16× oversampling enabled), CVBS  
SD (16× oversampling enabled), YPrPb  
ED (8× oversampling enabled)4  
33  
68  
59  
81  
1
50  
122  
4
mA  
mA  
mA  
mA  
mA  
mA  
mA  
mA  
HD (4× oversampling enabled)4  
IDD_IO  
5
IAA  
1 DAC enabled  
All DACs enabled  
IPLL  
SLEEP MODE  
IDD  
IAA  
IDD_IO  
IPLL  
5
μA  
μA  
μA  
μA  
0.3  
0.2  
0.1  
1 RSET = 510 Ω (all DACs operating in full-drive mode).  
2 75% color bar test pattern applied to pixel data pins.  
3 IDD is the continuous current required to drive the digital core.  
4 Applicable to both single data rate (SDR) and dual data rate (DDR) input modes.  
5 IAA is the total current required to supply all DACs.  
Rev. 0 | Page 8 of 96  
 复制成功!