欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9268 参数 Datasheet PDF下载

AD9268图片预览
型号: AD9268
PDF下载: 下载PDF文件 查看货源
内容描述: 16位, 80 MSPS / 105 MSPS / 125 MSPS , 1.8 V双通道模拟数字转换器( ADC ) [16-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)]
分类和应用: 转换器
文件页数/大小: 44 页 / 2292 K
品牌: ADI [ ADI ]
 浏览型号AD9268的Datasheet PDF文件第30页浏览型号AD9268的Datasheet PDF文件第31页浏览型号AD9268的Datasheet PDF文件第32页浏览型号AD9268的Datasheet PDF文件第33页浏览型号AD9268的Datasheet PDF文件第35页浏览型号AD9268的Datasheet PDF文件第36页浏览型号AD9268的Datasheet PDF文件第37页浏览型号AD9268的Datasheet PDF文件第38页  
AD9268  
BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST  
The AD9268 includes built-in test features designed to enable  
verification of the integrity of each channel as well as facilitate  
board level debugging. A BIST (built-in self-test) feature is included  
that verifies the integrity of the digital datapath of the AD9268.  
Various output test options are also provided to place predictable  
values on the outputs of the AD9268.  
The outputs are not disconnected during this test, so the PN  
sequence can be observed as it runs. The PN sequence can be  
continued from its last value or reset from the beginning, based  
on the value programmed in Register 0x0E, Bit 2. The BIST  
signature result varies based on the channel configuration.  
OUTPUT TEST MODES  
BUILT-IN SELF-TEST (BIST)  
The output test options are shown in Table 17. When an output  
test mode is enabled, the analog section of the ADC is discon-  
nected from the digital back end blocks and the test pattern is run  
through the output formatting block. Some of the test patterns are  
subject to output formatting, and some are not. The seed value for  
the PN sequence tests can be forced if the PN reset bits are used  
to hold the generator in reset mode by setting Bit 4 or Bit 5 of  
Register 0x0D. These tests can be performed with or without  
an analog signal (if present, the analog signal is ignored), but  
they do require an encode clock. For more information, see the  
AN-877 Application Note, Interfacing to High Speed ADCs via SPI.  
The BIST is a thorough test of the digital portion of the selected  
AD9268 signal path. When enabled, the test runs from an internal  
pseudorandom noise (PN) source through the digital datapath  
starting at the ADC block output. The BIST sequence runs for  
512 cycles and stops. The BIST signature value for Channel A or  
Channel B is placed in Register 0x24 and Register 0x25. If one  
channel is chosen, its BIST signature is written to the two registers.  
If both channels are chosen, the results from Channel A are placed  
in the BIST signature registers.  
Rev. A | Page 34 of 44  
 
 复制成功!